References
- J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, A Design. 2nd. Englewood Cliffs, NJ: prentice Hall, 2002.
- A. P. Chandrakasan and R. W. Brodersen, Low-Power Digital CMOS Design. Boston: Kluwer Academic Publishers, 1995.
- A. M. Shams, T. K. Darwish and M. A. Bayoumi, “Permormance analysis of low power1-bit CMOS full adder cells,” IEEE Trans. VLSI Syst., Vol. 10, pp. 20–29, Feb. 2002. doi: https://doi.org/10.1109/92.988727
- M. Asyaeia and E. Ebrahim, “Low power dynamic circuit for power efficient bitlines,” Int. J. Electron. Commun. (AEÜ), Vol. 83, pp. 204–212, Jan. 2018. doi: https://doi.org/10.1016/j.aeue.2017.08.048
- Md. W. Allam, “New methodologies for low-power high-performance digital VLSI design,” PhD. Thesis, University of Waterloo, Ontario, Canada, 2000.
- K. Usami and M. Horowitz, Clustered voltage scaling technique for low-power design, Proc. Int. Symp. on Low-Power Design, Apr. 1995, pp. 3–8.
- T. Burd and R. W. Brodersen, Energy Efficient Microprocessor Design. Boston: Kluwer Academic Publishers, 2002.
- K. H. Koo, J. H. Seo, M. L. Ko, and J. W. Kim, “A new level-up shifter for high speed and wide range interface in ultra deep sub-micron,” in Proc. ISCAS, Vol. 2, pp. 1063–1065, May. 2005.
- T.-H. Chen, J. Chen, and L. T. Clark, “Subthreshold to above threshold level shifter design,” J. Low Power Electron, Vol. 2, no. 2, pp. 251–258, Aug. 2006. doi: https://doi.org/10.1166/jolpe.2006.071
- S. N. Wooters, B. H. Calhoun, and T. N. Blalock, “An energy-efficient subthreshold level converter in 130-nm CMOS,” IEEE Trans. Circuits Syst.—II: Express Brief, Vol. 57, no. 4, pp. 290–294, Apr. 2010. doi: https://doi.org/10.1109/TCSII.2010.2043471
- M. A. Eldeeb, Y. H. Ghallab, Y. Ismail, and H. Elghitani, “Low-voltage subthreshold CMOS current mode circuits: design and applications,” AEU –Int. J. Electron. Commun., Vol. 82, pp. 251–264. Dec. 2017. doi: https://doi.org/10.1016/j.aeue.2017.08.049
- A. Chavan and E. MacDonald, “Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells,” in Proc. IEEE Aerosp. Conf., Mar. 2008, pp. 1–6.
- I. J. Chang, J.-J. Kim, and K. Roy, “Robust level converter design for sub-threshold logic,” in Proc. Int. Symp. Low Power Electron. Design, New York, 14–19, 2006.
- A. Hasanbegovic and S. Aunet, “Low-power subthreshold to above threshold level shifter in 90 nm process,” in Proc. NORCHIP Conf., Nov. 16–17, 2009, pp 1–4.
- S. Lütkemeier, and U. Rückert, “A subthreshold to above-threshold level shifter comprising a Wilson current mirror,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 57, no. 9, pp. 721–724, Sep. 2010. doi: https://doi.org/10.1109/TCSII.2010.2056110
- M. Lanuzza, P. Corsonello, and S. Perri, “Low-power level shifter for multi-supply voltage designs,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 59, no. 12, pp. 922–926, Dec. 2012. doi: https://doi.org/10.1109/TCSII.2012.2231037
- S. R. Hosseini, M. Saberi, and R. Lotfi, “A low-power subthreshold to above-threshold voltage level shifter,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 61, no. 10, pp. 753–757, Oct. 2014. doi: https://doi.org/10.1109/TCSII.2014.2345295
- J. Zhou, C. Wang, X. Liu, X. Zhang, and M. Je, “An ultra-low voltage level shifter using revised Wilson current mirror for fast and energy-efficient wide-range voltage conversion from Sub-threshold to I/O voltage,” IEEE Trans. Circuits And Systems—I, Vol. 62, no. 3, pp. 697–706, March 2015. doi: https://doi.org/10.1109/TCSI.2014.2380691
- S.-C. Luo, C.-J. Huang and Y.-H. Chu, “A wide-range level shifter using a modified Wilson current mirror hybrid buffer,” IEEE Trans. Circuits And Systems—I, Vol. 61, no. 6, pp. 1656–1665, June 2014. doi: https://doi.org/10.1109/TCSI.2013.2295015
- W. Zhao, A. B. Alvarez, and Y. Ha, “A 65-nm 25.1-ns 30.7-fJ robust subthreshold level shifter with wide conversion range,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 62, no. 7, pp. 671–675, Jul. 2015. doi: https://doi.org/10.1109/TCSII.2015.2406354
- M. Lanuzza, P. Corsonello, and S. Perri, “Fast and wide range voltage conversion in multi supply voltage designs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst, Vol. 23, no. 2, pp. 388–391, Feb. 2015. doi: https://doi.org/10.1109/TVLSI.2014.2308400
- L. Wen, X. Cheng, S. Tian, H. Wen, and X. Zeng, “Subthreshold level shifter with self-controlled current limiter by detecting output error,” IEEE Trans. Circuits Syst. II, Exp, Briefs, Vol. 63, no. 4, pp. 346–350, Apr. 2016. doi: https://doi.org/10.1109/TCSII.2015.2504025
- Marco Lanuzza, F. Crupi, S. Rao, R. De Rose, S. Strangio and G. Iannaccone, “An ultralow-voltage energy-efficient level shifter,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 64, no. 1, pp. 61–65, Jan. 2017. doi: https://doi.org/10.1109/TCSII.2016.2538724
- S. R. Hosseini, Mehdi Saberi, and Reza Lotfi, “A high-speed and power-efficient voltage level shifter for dual-supply applications,” IEEE Trans. on VLSI, Vol. 25, no. 3, pp. 1154-1158, Mar. 2017. doi: https://doi.org/10.1109/TVLSI.2016.2604377
- E. Maghsoudloo, M. Rezaei, M. Sawan and B. Gosselin, “A high-speed and ultra low-power subthreshold signal level shifter,” IEEE Trans. Circuits Syst. Regul. Pap., Vol. 64, no. 5, pp. 1164–1172, May 2017. doi: https://doi.org/10.1109/TCSI.2016.2633430
- V. L. Le and T, and T. Kim, “An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS,” IEEE Trans. Circuits Syst. Express Briefs, Vol. 65, no. 5, pp. 607–611, May 2018. doi: https://doi.org/10.1109/TCSII.2018.2820155