Test Generation from Boolean Generator for Detection of Missing Gate Faults (MGF) in Reversible Circuit Using Boolean Difference Method

References

• R. Gaudenzi, E. Burzuŕı, S. Maegawa, H. Zant, and F. Luis, “Quantum Landauer erasure with a molecular nano-magnet,” Nat. Phys., Vol. 14, no. 6, pp. 565, 2018. doi: 10.1038/s41567-018-0070-7
   Web of Science ®Google Scholar
• C. H. Bennett, “Logical reversibility of computation,” IBM J. Res. Develop., Vol. 17, no. 6, pp. 525–32, Nov. 1973. doi: 10.1147/rd.176.0525
   Web of Science ®Google Scholar
• R. Landauer, “Irreversibility and heat generation in the computing process,” IBM J. Res. Dev., Vol. 5, no. 3, pp. 183–91, Jul. 1961. doi: 10.1147/rd.53.0183
   Web of Science ®Google Scholar
• M. A. Nielsen and I. Chuang, “Quantum computation,” Quantum Information, 2000.
   Google Scholar
• R. Wille, O. Keszocze, S. Hillmich, M. Walter, and A. Garcia-Ortiz, “Synthesis of approximate coders for on-chip interconnects using reversible logic,” in 2016 Design, Automation & Test in Europe Conference & Exhibition, IEEE, Dresden, Germany, 2016, pp. 1140–3.
   Google Scholar
• A. Rauchenecker, T. Ostermann, and R. Wille, “Exploiting reversible logic design for implementing adiabatic circuits,” in 2017 MIXDES-24th International Conference Mixed Design of Integrated Circuits and Systems, IEEE, Bydgoszcz, Poland, 2017, pp. 264–70.
   Google Scholar
• A. B´erut, A. Arakelyan, A. Petrosyan, S. Ciliberto, R. Dillenschneider, and E. Lutz, “Experimental verification of Landauer’s principle linking information and thermodynamics,” Nature, Vol. 483, no. 7388, pp. 187, 2012. doi: 10.1038/nature10872
   PubMed Web of Science ®Google Scholar
• H. H¨affner, et al., “Scalable multiparticle entanglement of trapped ions,” Nature, Vol. 438, no. 7068, pp. 643, 2005. doi: 10.1038/nature04279
   PubMed Web of Science ®Google Scholar
• M. Laforest, D. Simon, J.-C. Boileau, J. Baugh, M. J. Ditty, and R. Laflamme, “Using error correction to determine the noise model,” Phys. Rev. A, Vol. 75, no. 1, pp. 012331, 2007. doi: 10.1103/PhysRevA.75.012331
   Web of Science ®Google Scholar
• J. Ghosh, A. Galiautdinov, Z. Zhou, A. N. Korotkov, J. M. Martinis, and M. R. Geller, “High-fidelity controlled z-gate for resonator-based superconducting quantum computers,” Phys. Rev. A., Vol. 87, no. 2, pp. 022309, 2013. doi: 10.1103/PhysRevA.87.022309
   Web of Science ®Google Scholar
• R. Wille, and R. Drechsler, “BDD-based synthesis of reversible logic for large functions,” in Proceedings of the 46th Annual Design Automation Conference, ACM, San Francisco, CA, 2009, pp. 270–5.
   Google Scholar
• S. i. Minato, N. Ishiura, and S. Yajima, “Shared binary decision diagram with attributed edges for efficient Boolean function manipulation,” in 27th ACM/IEEE Design Automation Conference, IEEE, Orlando, FL, 1990, pp. 52–7.
   Google Scholar
• L. Amaŕu, P.-E. Gaillardon, and G. De Micheli, “Majority inverter graph: a novel data-structure and algorithms for efficient logic optimization,” in Proceedings of the 51st Annual Design Automation Conference, ACM, San Francisco, CA, 2014, pp. 1–6.
   Google Scholar
• K. Ramasamy, R. Tagare, E. Perkins, and M. Perkowski, “Fault localization in reversible circuits is easier than for classical circuits,” ULSI 2004 Workshop, May 2004.
   Google Scholar
• A. Chakraborty, “Synthesis of reversible circuits for testing with universal test set and c-testability of reversible iterative logic array,” in Proceedings of IEEE VLSI Design, Kolkata, India, Jan. 2005, pp. 249–54.
   Google Scholar
• H. Rahaman, D. Kole, D. K. Das, and B. B. Bhattacharya, “On the detection of missing gate faults in reversible circuits by a universal test set,” in Proceedings of VLSI Design, Hyderabad, India, Jan. 2008 , pp. 163–8.
   Google Scholar
• B. Mondal, C. Bandyopadhyay, D. K. Kole, J. Mathew, and H. Rahaman, “Diagnosis of SMGF in ESOP based reversible logic circuit,” in Proceedings of IEEE International Symposium on Electronic System Design, Surathkal, India, Dec. 2014 , pp. 89–93.
   Google Scholar
• J. Mondal, D. K. Das, D. K. Kole, H. Rahaman, and B. Bhattacharya, “On designing testable reversible circuits using gate duplication,” in Proceedings of International Symposium on VLSI Design and Test, Jaipur, India, Jul. 2013 , pp. 322–9.
   Google Scholar
• D. K. Kole, H. Rahaman, D. K. Das, and B. B. Bhattacharya, “Derivation of optimal test set for detection multiple missing-gate faults in reversible circuits,” in Proceedings of IEEE Asian Test Symposium, Shanghai, China, Nov. 2010, pp. 33–8.
   Google Scholar
• M. Zamani, M. B. Tahoori, and K. Chakrabarty, “Pingpong test: compact test vector generation for reversible circuits,” in Proceedings of IEEE VLSI Test Symposium, Hyatt Maui, HI, Apr. 2012, pp. 164–9.
   Google Scholar
• J. Mondal, B. Mondal, D. K. Kole, H. Rahaman, and D. K. Das, “Boolean difference technique for detecting all missing gate faults in reversible circuit,” in Proceedings of IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Belgrade, Serbia, Apr. 2015, pp. 95–8.
   Google Scholar
• B. Mondal, D. K. Kole, D. K. Das, and H. Rahaman, “Generator for test set construction of SMGF in reversible circuit by Boolean difference method,” in Proceedings of IEEE Asian Test Symposium, Nov. 2014, pp. 68–73.
   Google Scholar
• T. Toffoli, “Reversible computing,” MIT Lab for Computer Science, Technical memo MIT/LCS/TM-151, 1980.
   Google Scholar
• E. Fredkin, and T. Toffoli, “Conservative logic,” Int. J. Theor. Phys., Vol. 21, no. 3–4, pp. 219–53, 1982. doi: 10.1007/BF01857727
   Web of Science ®Google Scholar
• R. Feynman, “Quantum mechanical computers,” Optic News, Vol. 11, no. 2, pp. 11–20, Feb. 1985. doi: 10.1364/ON.11.2.000011
   Google Scholar
• D. Maslov, “Reversible logic synthesis benchmarks,” 2004. www.cs.uvic.ca/dmaslov.
   Google Scholar