High-Speed Hybrid Multiplier Design Using a Hybrid Adder with FPGA Implementation

References

• H. You, J. Yuan, W. Tang, and S. Qiao, “An energy and area efficient carry select adder with dual carry adder cell,” Electronics (Basel), Vol. 8, no. 10, pp. 1129–39, Oct. 2019.
   Web of Science ®Google Scholar
• I. Hussain, C. K. Pandey, and S. Chaudhury, “Design and analysis of high performance multiplier circuit,” in 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, 2019, pp. 245–7.
   Google Scholar
• P. Balasubramanian, and N. Mastorakis, “Performance comparison of carry-lookahead and carry-select adders based on accurate and approximate additions,” Electronics (Basel), Vol. 7, no. 12, pp. 369–81, Dec. 2018.
   Web of Science ®Google Scholar
• B. S. Kandula, P. V. Kalluru, and S. P. Inty, “Design of area efficient VLSI architecture for carry select adder using logic optimization technique,” Comput. Intell., Vol. 36, 1–11, May 2020.
   Web of Science ®Google Scholar
• A. Liacha, A. K. Oudjida, F. Ferguene, M. Bakiri, and M. L. Berrandjia, “Design of high-speed, low-power, and area-efficient FIR filters,” IET Circuits Devices Syst., Vol. 12, no. 1, pp. 1–11, Jan. 2018. DOI:10.1049/iet-cds.2017.0058
   Web of Science ®Google Scholar
• N. Gaur, A. Mehra, P. Kumar, and S. Kallakuri, “16 Bit power efficient carry select adder,” in 2019 6th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, Mar. 2019, pp. 558–61.
   Google Scholar
• N. U. Kumar, K. B. Sindhuri, K. D. Teja, and D. S. Satish, “Implementation and comparison of VLSI architectures of 16 bit carry select adder using Brent Kung adder,” in 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), Vellore, 2017, pp. 1–7.
   Google Scholar
• V. Thamizharasan, and V. Parthipan, “An efficient VLSI architecture for FIR filter using computation sharing multiplier,” Int. J. Comput. Appl., Vol. 54, no. 14, pp. 1–6, Sep. 2012. DOI:10.5120/8631-1939
   Google Scholar
• K. Sivanandam, and P. Kumar, “Design and performance analysis of reconfigurable modified Vedic multiplier with 3-1-1-2 compressor,” Microprocess. Microsyst., Vol. 65, pp. 97–106, Jan. 2019. DOI:10.1016/j.micpro.2019.01.002
   Web of Science ®Google Scholar
• P. J. Edavoor, S. Raveendran, and A. D. Rahulkar, “Approximate multiplier design using novel dual-stage 4:2 compressors,” IEEE. Access., Vol. 8, pp. 48337–51, Mar. 2020. DOI:10.1109/ACCESS.2020.2978773
   Web of Science ®Google Scholar
• K. M. Reddy, M. H. Vasantha, Y. B. Nithin Kumar, and D. Dwivedi, “Design and analysis of multiplier using approximate 4-2 compressor,” Int. J. Electron.Commun. (AEÜ), Vol. 107, pp. 89–97, May 2019. DOI:10.1016/j.aeue.2019.05.021
   Web of Science ®Google Scholar
• N. V. V. K. Boppana, J. Kommareddy, and S. Ren, “Low-cost and high-performance 8 × 8 booth multiplier,” Circuits Syst. Signal Process., Vol. 38, no. 9, pp. 4357–68, Jan. 2019. DOI:10.1007/s00034-019-01044-x
   Web of Science ®Google Scholar
• B. Jeevan, and K. Sivani, “A new high-speed multiplier based on carry-look-ahead adder and compressor,” in VLSI Design: Circuits, Systems and Applications, Lecture Notes in Electrical Engineering, Vol. 469, J. Li, A. Sankar, and P. Beulet, Eds. Singapore: Springer, 2018, pp. 69–78.
   Google Scholar
• S. Perri, F. Spagnolo, F. Frustaci, and P. Corsonello, “Parallel architecture of power-of-two multipliers for FPGAs,” IET Circuits Devices Syst., Vol. 14, no. 3, pp. 381–9, Feb. 2020. DOI:10.1049/iet-cds.2019.0246
   Web of Science ®Google Scholar
• A. Garg, and G. Joshi, “Gate diffusion input based 4-bit Vedic multiplier design,” IET Circuits Devices Syst., Vol. 12, no. 6, pp. 764–70, Mar. 2018. DOI:10.1049/iet-cds.2017.0454
   Web of Science ®Google Scholar
• B. N. K. Reddy, “Design and implementation of high performance and area efficient square architecture using Vedic mathematics,” Analog Integr., Circ., Sig., Process, Vol. 102, pp. 501–6, Mar. 2020. DOI:10.1007/s10470-019-01496-w
   Web of Science ®Google Scholar
• V. Neha, and A. Greeshma, “Design and execution of enhanced carry increment adder using Han-Carlson and Kogge-Stone adder technique,” in Third International Conference on Electronics Communication and Aerospace Technology (ICECA 2019), Mar. 2019.
   Google Scholar
• R. Suganya, and D. Meganathan, “High performance VLSI adders,” in 3rd International Conference on Signal Processing, Communication and Networking (ICSCN), Oct. 2015.
   Google Scholar
• G. Nidhi, K. Pradeep, and M. Anu, “16 Bit power efficient carry select adder,” in 2019 6th International Conference on Signal Processing and Integrated Networks (SPIN), Nov. 2019.
   Google Scholar
• N. Udaya Kumar, K. Bala Sindhuri, D. Sai Satish, and K. Durga Teja, “Implementation and comparison of VLSI architectures of 16 bit carry select adder using Brent Kung adder,” in International Conference on Innovations in Power and Advanced Computing Technologies [i-PACT2017], Apr. 2017.
   Google Scholar
• A. Shamim, and C. Saurabh, “Modified binary multiplier circuit based on Vedic mathematics,” in 2019 6th International Conference on Signal Processing and Integrated Networks (SPIN), May 2019.
   Google Scholar
• H. Inamul, K. P. Chandan, and C. Saurabh, “Design and FPGA implementation of high speed Vedic multiplier,” Int. J. Comput. Appl., Vol. 90, no. 16, pp. 6–9, Mar. 2014. DOI:10.5120/15802-4641
   Google Scholar