FPGA Implementation of True Random Number Generator Architecture Using All Digital Phase-Locked Loop

References

• B. Jun, and P. Kocher, The Intel Random Number Generator. San Francisco, CA: Cryptography Research,Inc. White Paper Prepared for Inter Corp, 1999 April.
   Google Scholar
• G. Di Patrizio Stanchieri, A. De Marcellis, E. Palange, and M. Faccio, “A true random number generator architecture based on a reduced number of FPGA primitives,” AEU – Int. J. Electron. Commun, Vol. 105, pp. 15–23, 2019, ISSN 1434-8411. doi:10.1016/j.aeue.2019.03.006
   Web of Science ®Google Scholar
• Y. Sun, and B. Lo, “Random number generation using inertial measurement unit signals for on-body IoT devices,” in Living in the Internet of Things: Cybersecurity of the IoT – 2018, London, 2018, pp. 1–9.
   Google Scholar
• V. Fischer, “A closer look at security in TRNGs design,” in Pro-ceedings of Constructive Side-Channel Analysis and Secure Design COSADE’12, ser. LNCS, Berlin Heidelberg, vol. 7275. Springer Verlag 2012, pp. 167–182.
   Google Scholar
• R. Brown, “Dieharder: A Random Number Test Suite,” [online] Available from http://www.phy.duke.edu/rgb/Gen-eral/dieharder.php, 2015.
   Google Scholar
• H. Handschuh, P. Paillier, and J. Stern, “Probing attacks on tamper-resistant devices,” In: Igarss, Vol. 1717, pp. 303–15, 2014.
   Google Scholar
• Gupta Ramji, Pandey Alpana, and R. K. BAGHEL, “Efficient design of chaos based 4 bit true random number generator on FPGA,” Int. J. Eng. Technol., Vol. 7, no. 3, pp. 1783–1785, 2018. doi:10.14419/ijet.v7i3.16586
   Google Scholar
• Y. Yang, S. Jia, Y. Wang, S. Zhang, and C. Liu, “A reliable true Random number generator based on Novel Chaotic ring oscillator,” in IEEE Conference, 978-1-4673-6853-7/17/$31.00 2017.
   Google Scholar
• NIST, “FIPS 140-1: Security Requirements for Cryptographic Modules,” [online] Available from http://csrc.nist.gov/publica-tions/fips/fips140-1/fips1401.pdf, 1994.
   Google Scholar
• B. Sunar, W. Martin, and D. Stinson, “A provably secure true random number generator with built-in tolerance to active At-tacks,” IEEE Trans. Comput., 56, 109–119, 2007. doi:10.1109/TC.2007.250627
   Web of Science ®Google Scholar
• P. Kohlbrenner, and K. Gaj, “An embedded true random number generator for FPGAs,” in Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays ACM, 2004, pp. 71–78.
   Google Scholar
• I. Vasyltsov, E. Hambardzumyan, Y. S. Kim, and B. Karpinskyy, “Fast Digital TRNG based on metastable ring oscillator,” in Cryptographic hardware and embedded systems – CHES 2008. CHES 2008. lecture Notes in Computer science, vol, 5154, E. Oswald, and P Rohatgi, Eds. Berlin, Heidelberg: Springer, 2008.
   Google Scholar
• R. Ellis, Entropy, Large Deviations, and Statistical Mechanics, 1st ed. New York: Springer, 1985.
   Google Scholar
• Internet resource, “AMD random number generator library”. <https://developer.amd.com/wordpress/media/2013/12/AMD-Random-Number-Generator-User-Guide.pdf> [accessed September 2018].
   Google Scholar
• S. Radhapuram, T. Yoshihara, and T. Matsuoka, “Design and emulation of All-Digital phase-locked Loop on FPGA,” Electronics (Basel), Vol. 8, pp. 1307, 2019.
   Web of Science ®Google Scholar
• A. K. Chaudhary, and M. Kumar, “Design and implementation of ADPLL for Digital communication applications,” in 2017 2nd International Conference for Convergence in Technology (I2CT), Mumbai, 2017, pp. 397–401.
   Google Scholar
• R. E. Best, Phase Locked Loops Design Simulation and Applications, 5th ed. New York: McGraw-Hill, 2007.
   Google Scholar
• M. Kumar, and K. Lata, “ADPLL Design and implementation on FPGA,” in 2013 IEEE International Conference on Intelligent Systems AndSignal Processing (ISSP), Gujarat, India, March 1–2 2013.
   Google Scholar
• M. Kumar, and K. Lata, “All Digital Phase Locked Loop (ADPLL): A survey,” in Proceeding the 4th IEEE International Conference on Electronics Computer Technology (ICECT 2012), Kanyakumari, India, April 6–8 2012.
   Google Scholar
• M. Kumar, and K. Lata, “FPGA implementation of ADPLL with ripple reduction techniques”,” Int. J. VLSI Des. Commun. Syst. (VLSICS), Vol. 3, no. 2, April 2012.
   Google Scholar
• S. Vallabhaneni, and S. Attri, Design of an all-Digital PLLcore on FPGA. Sci. /Engr. SF, AISG/AISD, IISU, ISRO India.
   Google Scholar
• K. Lata, and M. Kumar, “ALL Digital phase-locked Loop (ADPLL): A survey,” Int. J. Future Comput. Commun, Vol. 2, no. 6, pp. 551–554, 2013. doi:10.7763/IJFCC.2013.V2.225
   Google Scholar
• L. E. I. I. I. Bassham, A. L. Rukhin, J. Soto, et al., “SP 800-22 rev. 1a. A statistical test suite for random and pseudorandom number generators for cryptographic applications,” Natl. Inst. Stand. Technol. (NIST), Vol. 800-22, pp. 1–131, 2010.
   Google Scholar
• A. Cherkaoui, V. Fischer, L. Fesquet, and A. Aubert, “A very high speed true random number generator with entropy assessment,” in Proceedings of 15th International Workshop on Cryptographic Hardware and Embedded Systems, 2013, pp. 179–196.
   Google Scholar
• M. Jessa, and L. Matuszewski, “Enhancing the randomness of a combined true random number generator based on the ring oscillator sampling method,” in Proceedings of International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico, 2011, pp. 274–279.
   Google Scholar
• H. Hata, and S. Ichikawa, “FPGA implementation of metastability-based true random number generator,” IEICE Trans Inform Syst, Vol. 95, pp. 426–436, 2012. doi:10.1587/transinf.E95.D.426
   Google Scholar
• Y. Yang, S. Jia, and Y. Wang, “A reliable true random number generator based on novel chaotic ring oscillator,” in Proceedings of IEEE Inter Symposium Circuits and Systems (ISCAS), Baltimore, USA, 2017.
   Google Scholar
• V. Fischer, M. Drutarovsky, M. Simka, and N. Bochard, “High performance true random number generator in Altera Stratix FPLDs,” in Proceedings of International Conference Field Program Logic application, 2004, pp. 555–564.
   Google Scholar
• M. Bucci, L. Germani, R. Luzzi, A. Trifiletti, and M. Varanonuovo, “A high speed oscillator-based truly random number source for cryptographic applications on a smartcard IC,” IEEE Trans. Comput., Vol. 52, April, pp. 403–409, 2003. doi:10.1109/TC.2003.1190581
   Google Scholar
• U. Giiler, and S. Ergiin, “A high speed IC random number generator based on phase noise in ring oscillators,” in Proceedings of the 2010 IEEE International Symposium Circuits Syststem, 425–428, 2010. doi:10.1109/ISCAS.2010.5537698
   Google Scholar
• C. Petrie, and J. Connelly, “A noise-based IC random number generator for applications in cryptography,” IEEE Trans. Circuits Syst. I, Vol. 47, May, pp. 615–621, 2000. doi:10.1109/81.847868
   Google Scholar
• M. Bucci, L. Germani, R. Luzzi, P. Tommasino, A. Trifiletti, and M. Varanonuovo, “A highspeed IC random-number source for smartcard microcontrollers,” IEEE Trans. Circuits Syst. I, Vol. 50, November, pp. 1373–1380, 2003. doi:10.1109/TCSI.2003.818610
   Google Scholar