A Novel Double-Gate MOSFET Architecture as an Inverter

References

• R. H. Dennard, F. H. Gaensslen, H.-N. Yu, V. Leo Rideout, E. Bassous, and A. R. LeBlanc, “Design of ion-implanted MOSFE’s with very small physical dimensions,” IEEE J. Solid-State Circuits, Vol. 9, no. 5, pp. 256–268, 1974.
   Web of Science ®Google Scholar
• A. Chaudhry, and M. Jagadesh Kumar, “Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review,” IEEE Trans. Device Mater. Reliab., Vol. 4, no. 1, pp. 99–109, 2004.
   Web of Science ®Google Scholar
• The Scaling of MOSFETs, Moore’s Law, and ITRS, 2010, pp. 1–10.
   Google Scholar
• Q. Xie, Z. Wang, and Y. Taur, “Analysis of short-channel effects in junctionless DG MOSFETs,” IEEE Trans. Electron Devices, Vol. 64, pp. 3511–3514, 2017.
   Web of Science ®Google Scholar
• F. D. Agostino, and D. Quercia, Short channel effects in MOSFETs, 2000, pp. 1–15.
   Google Scholar
• F. A. Marino, A. Stocco, M. Barbato, E. Zanoni, and G. Meneghesso, “Double control gate field-effect transistor for area efficient and cost effective applications,” IEEE Electron Device Lett., Vol. 35, no. 11, pp. 1073–1075, 2014.
   Web of Science ®Google Scholar
• F. A. Marino, and G. Meneghesso, “Double-halo field-effect transistor—A multifunction device to sustain the speed and density rate of modern integrated circuits,” IEEE Trans. Electron Devices, Vol. 58, no. 12, pp. 4226–4234, 2011.
   Web of Science ®Google Scholar
• S. Zhu, H. Y. Yu, J. D. Chen, S. J. Whang, J. H. Chen, C. Shen, C. Zhu, S. J. Lee, M. F. Li, D. S. H. Chan, W. J. Yoo, A. Du, C. H. Tung, J. Singh, A. Chin, and D. L. Kwong, “Low temperature MOSFET technology with Schottky barrier source/drain, high-K gate dielectric and metal gate electrode,” Solid-State Electron., Vol. 48, no. 10–11, pp. 1987–1992, 2004.
   Web of Science ®Google Scholar
• D. Hisamoto, Wen-chin lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, Tsu-Jae King, J. Bokor, Chenming Hu, “FinFET-a self-aligned double-gate MOSFET scalable to 20 nm,” IEEE Trans. Electron Devices, Vol. 47, no. 12, pp. 2320–2325, 2000.
   Web of Science ®Google Scholar
• V. Kumari, M. Saxena, R. S. Gupta, and M. Gupta, “Two-dimensional analytical drain current model for double-gate MOSFET incorporating dielectric pocket,” IEEE Trans. Electron Devices, Vol. 59, no. 10, pp. 2567–2574, 2012.
   Web of Science ®Google Scholar
• Na, M. H., E. J. Nowak, W. Haensch, and J. Cai. “The effective drive current in CMOS inverters.” In Digest. International Electron Devices Meeting, IEEE, 2002, pp. 121–124.
   Google Scholar
• Y. M. Aneesh, S. R. Sriram, K. R. Pasupathy, and B. Bindu, “An analytical model of single-event transients in double-gate MOSFET for circuit simulation,” IEEE Trans. Electron Devices, Vol. 66, no. 9, pp. 3710–3717, 2019.
   Web of Science ®Google Scholar
• International Technology Roadmap for Semiconductors 2009/2010 Update, Semiconductor Industry Assoc., Austin, TX, 2009/2010.
   Google Scholar
• S. De, S. Tewari, A. Biswas, and A. Mallik, “Improved digital performance of hybrid CMOS inverter with Si p-MOSFET and InGaAs n-MOSFET in the nanometer regime,” Microelectron. Eng., Vol. 211, pp. 18–25, 2019.
   Web of Science ®Google Scholar
• R. Yadav, K. Ahuja, and D. S. Rathee, “Performance enhancement of GAA multi-gate nanowire with asymmetric hetero-dielectric oxide,” Silicon, 1–12, 2021.
   Web of Science ®Google Scholar
• Semiconductor Device Simulator Version 1.7.2 Visual TCAD User’s Guide.
   Google Scholar
• S. A. Loan, S. Kumar, and A. M. Alamoud, “A novel double gate metal source/drain Schottky MOSFET as an inverter,” Superlattices Microstruct., Vol. 91, pp. 78–89, 2016.
   Web of Science ®Google Scholar
• A. Sharma, and M. Bharti. “SA novel low power 12 T SRAM cell with improved SNM,” in 2019 6th International Conference on Computing for Sustainable Global Development (INDIACom), IEEE, 2019, pp. 98–101.
   Google Scholar
• K. Roy, “Design of high performance sense amplifier using independent gate control in sub 50 nm double-gate MOSFET,” in Proceedings of the 6th International. Symposium on Quality Electronic Design, 2005, pp. 490–495.
   Google Scholar
• P. Razavi, and A. A. Orouji, “Nanoscale triple material double-gate (TM-DG) MOSFET for improving short channel effects”, in Proceedings of the International Conference on Advances in Electronics and Microelectronics, 2008, pp. 11–14.
   Google Scholar