Small Signal Parameters Extraction and RF Performance of GaN-Based Dual-Metal Cylindrical Surrounding Gate Junctionless Accumulation-Mode (DM-CSG-JAM) MOSFET

References

• S.-H. Oh, D. Monroe, and J. M. Hergenrother, “Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs,” IEEE Electron Device Lett., Vol. 21, no. 9, pp. 445–7, 2000.
   Web of Science ®Google Scholar
• Q. Xie, C.-J. Lee, J. Xu, C. Wann, J. Y.-C. Sun, and Y. Taur, “Comprehensive analysis of short-channel effects in ultrathin SOI MOSFETs,” IEEE Trans. Electron Devices, Vol. 60, no. 6, pp. 1814–9, 2013.
   Web of Science ®Google Scholar
• V. K. Khanna, and V. K. Khanna, “Short-channel effects in MOSFETs,” Integrated Nanoelectronics: Nanoscale CMOS, Post-CMOS and Allied Nanotechnologies, 73–93, 2016.
   Google Scholar
• J. P. Colinge, “Multi-gate soi mosfets,” Microelectron. Eng., Vol. 84, no. 9-10, pp. 2071–6, 2007.
   Web of Science ®Google Scholar
• C. Hong, J. Zhou, J. Huang, R. Wang, W. Bai, J. B. Kuo, and Y. Chen, “A general and transformable model platform for emerging multi-gate MOSFETs,” IEEE Electron Device Lett., Vol. 38, no. 8, pp. 1015–8, 2017.
   Web of Science ®Google Scholar
• D. Jimenez, J. J. Saenz, B. Iniguez, J. Sune, L. F. Marsal, and J. Pallares, “Modeling of nanoscale gate-all-around MOSFETs,” IEEE Electron Device Lett., Vol. 25, no. 5, pp. 314–6, 2004.
   Web of Science ®Google Scholar
• C. Li, Y. Zhuang, S. Di, and R. Han, “Subthreshold behavior models for nanoscale short-channel junctionless cylindrical surrounding-gate MOSFETs,” IEEE Trans. Electron Devices, Vol. 60, no. 11, pp. 3655–62, 2013.
   Web of Science ®Google Scholar
• Y. Pratap, S. Haldar, R. S. Gupta, and M. Gupta, “Performance evaluation and reliability issues of junctionless CSG MOSFET for RFIC design,” IEEE Trans. Device Mater. Reliab., Vol. 14, no. 1, pp. 418–25, 2014.
   Web of Science ®Google Scholar
• J. P. Colinge, C. W. Lee, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, and R. Yu, “Junctionless transistors: physics and properties,” Semiconductor-On-Insulator Mater Nanoelectron Appl., 187–200, 2011.
   Google Scholar
• P. Razavi, G. Fagas, I. Ferain, N. D. Akhavan, R. Yu, and J. P. Colinge, “Performance investigation of short-channel junctionless multigate transistors,” in Ulis 2011 ultimate integration on silicon, IEEE, 2011, March, pp. 1–3.
   Google Scholar
• T. K. Kim, D. H. Kim, Y. G. Yoon, J. M. Moon, B. W. Hwang, D. I. Moon, and S. H. Lee, “First demonstration of junctionless accumulation-mode bulk FinFETs with robust junction isolation,” IEEE Electron Device Lett., Vol. 34, no. 12, pp. 1479–81, 2013.
   Web of Science ®Google Scholar
• S. Gupta, N. Pandey, and R. S. Gupta, “Analytical modeling of dual-metal gate stack engineered junctionless accumulation-mode cylindrical surrounding gate (DMGSE-JAM-CSG) MOSFET,” Appl. Phys. A, Vol. 127, pp. 1–10, 2021.
   Web of Science ®Google Scholar
• N. Gupta, and R. Chaujar, “Optimization of high-k and gate metal workfunction for improved analog and intermodulation performance of gate stack (GS)-GEWE-SiNW MOSFET,” Superlattices Microstruct., Vol. 97, pp. 630–41, 2016.
   Web of Science ®Google Scholar
• A. Sharma, A. Jain, Y. Pratap, and R. S. Gupta, “Effect of high-k and vacuum dielectrics as gate stack on a junctionless cylindrical surrounding gate (JL-CSG) MOSFET,” Solid-State Electron., Vol. 123, pp. 26–32, 2016.
   Web of Science ®Google Scholar
• J. C. Pravin, D. Nirmal, P. Prajoon, and J. Ajayan, “Implementation of nanoscale circuits using dual metal gate engineered nanowire MOSFET with high-k dielectrics for low power applications,” Physica E, Vol. 83, pp. 95–100, 2016.
   Google Scholar
• S. K. Mohapatra, K. P. Pradhan, L. Artola, and P. K. Sahu, “Estimation of analog/RF figures-of-merit using device design engineering in gate stack double gate MOSFET,” Mater. Sci. Semicond. Process., Vol. 31, pp. 455–62, 2015.
   Web of Science ®Google Scholar
• A. Sarkar, A. K. Das, S. De, and C. K. Sarkar, “Effect of gate engineering in double-gate MOSFETs for analog/RF applications,” Microelectron. J., Vol. 43, no. 11, pp. 873–82, 2012.
   Web of Science ®Google Scholar
• N. Mohankumar, B. Syamal, and C. K. Sarkar, “Investigation of novel attributes of single halo dual-material double gate MOSFETs for analog/RF applications,” Microelectron. Reliab., Vol. 49, no. 12, pp. 1491–7, 2009.
   Web of Science ®Google Scholar
• S. Kumar, K. S. Singh, K. Nigam, V. A. Tikkiwal, and B. V. Chandan, “Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance,” Appl. Phys. A, Vol. 125, no. 5, pp. 353, 2019.
   Web of Science ®Google Scholar
• Y. Chen, et al., “Gan in different dimensionalities: properties, synthesis, and applications,” Materials Science and Engineering: R: Reports, Vol. 138, pp. 60–84, 2019.
   Web of Science ®Google Scholar
• Y. Zhang, A. Zubair, Z. Liu, M. Xiao, J. Perozek, Y. Ma, and T. Palacios, “Gan FinFETs and trigate devices for power and RF applications: review and perspective,” Semicond. Sci. Technol., Vol. 36, no. 5, pp. 054001, 2021.
   Web of Science ®Google Scholar
• K. Hoo Teo, Y. Zhang, N. Chowdhury, S. Rakheja, R. Ma, Q. Xie, and T. Palacios, “Emerging GaN technologies for power, RF, digital, and quantum computing applications: recent advances and prospects,” J. Appl. Phys., Vol. 130, no. 16, pp. 160902-1–160902-41, 2021.
   Web of Science ®Google Scholar
• B. Green, K. Moore, D. Hill, M. CdeBaca, and J. Schultz, “Gan RF device technology and applications, present and future,” in 2013 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Bordeaux, France, 2013, September, pp. 101–6. IEEE.
   Google Scholar
• ATLAS. Device Simulator. “Silvaco International. Santa Clara.” (2015).
   Google Scholar
• M. Najmzadeh, D. Bouvet, W. Grabinski, J. M. Sallese, and A. M. Ionescu, “Accumulation-mode gate-all-around Si nanowire nMOSFETs with sub-5 nm cross-section and high uniaxial tensile strain,” Solid-State Electron., Vol. 74, pp. 114–20, 2012.
   Web of Science ®Google Scholar
• S. Cho, K. R. Kim, B. G. Park, and I. M. Kang, “RF performance and small-signal parameter extraction of junctionless silicon nanowire MOSFETs,” IEEE Trans. Electron Devices, Vol. 58, no. 5, pp. 1388–96, 2011.
   Web of Science ®Google Scholar
• J. H. K. Verma, Y. Pratap, M. Gupta, S. Haldar, and R. S. Gupta, “RF performance analysis and small signal parameter extraction of cylindrical surrounding double gate MOSFETs for sub-millimeter wave applications,” in 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 2014, March, pp. 1–5. IEEE.
   Google Scholar
• S. Rewari, V. Nath, S. Haldar, S. S. Deswal, and R. S. Gupta, “Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET),” Appl. Phys. A, Vol. 122, pp. 1–10, 2016.
   Web of Science ®Google Scholar
• A. A. Muller, V. Asavei, A. Moldoveanu, E. Sanabria-Codesal, R. A. Khadar, C. Popescu, and A. M. Ionescu, “The 3D smith chart: from theory to experimental reality,” IEEE Microwave Mag., Vol. 21, no. 11, pp. 22–35, 2020.
   Google Scholar
• S. Sharma, A. Goel, S. Rewari, V. Nath, and R. S. Gupta, “Enhanced analog performance and high-frequency applications of dielectric engineered high-K Schottky nanowire FET,” Silicon, Vol. 14, no. 15, pp. 9733–49, 2022.
   Web of Science ®Google Scholar
• N. D. Arora. MOSFET models for VLSI circuit simulation: theory and practice. Springer Science & Business Media, 2012.
   Google Scholar
• M. Meneghini, et al., “GaN-based power devices: physics, reliability, and perspectives,” J. Appl. Phys., Vol. 130, no. 18, pp. 181101, 2021.
   Web of Science ®Google Scholar
• M. Kumar, S. Haldar, M. Gupta, and R. S. Gupta, “Impact of gate material engineering (GME) on analog/RF performance of nanowire Schottky-barrier gate all around (GAA) MOSFET for low power wireless applications: 3D T-CAD simulation,” Microelectron. J., Vol. 45, no. 11, pp. 1508–14, 2014.
   Web of Science ®Google Scholar
• S. Rewari, V. Nath, S. Haldar, S. S. Deswal, and R. S. Gupta, “Hafnium oxide based cylindrical junctionless double surrounding gate (CJLDSG) MOSFET for high speed, high frequency digital and analog applications,” Microsyst. Technol., Vol. 25, pp. 1527–36, 2019.
   Web of Science ®Google Scholar
• V. Passi, and J. P. Raskin, “Review on analog/radio frequency performance of advanced silicon MOSFETs,” Semicond. Sci. Technol., Vol. 32, no. 12, pp. 123004, 2017.
   Web of Science ®Google Scholar
• C. W. Lee, A. N. Nazarov, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, and J. P. Colinge, “Low subthreshold slope in junctionless multigate transistors,” Appl. Phys. Lett., Vol. 96, no. 10, pp. 102106, 2010.
   Web of Science ®Google Scholar
• W. Li, M. D. Brubaker, B. T. Spann, K. A. Bertness, and P. Fay, “Gan nanowire MOSFET with near-ideal subthreshold slope,” IEEE Electron Device Lett., Vol. 39, no. 2, pp. 184–7, 2017.
   PubMed Web of Science ®Google Scholar
• K. Jang, T. Saraya, M. Kobayashi, and T. Hiramoto, “Ion/ioff ratio enhancement and scalability of gate-all-around nanowire negative-capacitance FET with ferroelectric HfO2,” Solid-State Electron., Vol. 136, pp. 60–7, 2017.
   Web of Science ®Google Scholar