Image Multiplication Using Novel 4:1 Approximate Compressor*

References

• G. Anusha, and P. Deepa, “Design of approximate adders and multipliers for error tolerant image processing,” Microprocess. Microsyst., Vol. 72, pp. 102940, 2020. DOI: 10.1016/j.micpro.2019.102940
   Web of Science ®Google Scholar
• V. Arulkarthick, and A. Rathinaswamy, “Delay and area efficient approximate multiplier using reverse carry propagate full adder,” Microprocess. Microsyst., Vol. 74, pp. 103009, 2020. DOI: 10.1016/j.micpro.2020.103009
   Web of Science ®Google Scholar
• K. C. Pathak, J. N. Sarvaiya, A. D. Darji, S. Diwan, A. Gangadwala, Z. Bhatt, and A. Patel, “An efficient dadda multiplier using approximate adder,” in 2020 IEEE Region 10 Conference (TENCON), IEEE, 2020, pp. 176–181.
   Google Scholar
• C. Subhasri, B. R. Jammu, L. Guna Sekhar Sai Harsha, N. Bodasingi, and V. R. Samoju, “Hardware-efficient approximate logarithmic division with improved accuracy,” Int. J. Circuit Theory Appl., Vol. 49, no. 1, pp. 128–141, 2021. DOI: 10.1002/cta.v49.1
   Web of Science ®Google Scholar
• W. J. Townsend, E. E. Swartzlander Jr, and J. A. Abraham, “A comparison of dadda and wallace multiplier delays,” in Advanced signal processing algorithms, architectures, and implementations XIII, Vol. 5205, International Society for Optics and Photonics, 2003, pp. 552–560.
   Google Scholar
• S. Veeramachaneni, K. M. Krishna, L. Avinash, S. R. Puppala, and M. B. Srinivas, “Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors,” in 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07),Bangalore, Karnataka , 2007, pp. 324–329.
   Google Scholar
• A. Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design and analysis of approximate compressors for multiplication,” IEEE Trans. Comput., Vol. 64, no. 4, pp. 984–994, 2015. DOI: 10.1109/TC.2014.2308214
   Web of Science ®Google Scholar
• S. Venkatachalam, and S.-B. Ko, “Design of power and area efficient approximate multipliers,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 25, no. 5, pp. 1782–1786, 2017. DOI: 10.1109/TVLSI.2016.2643639
   Web of Science ®Google Scholar
• J. Liang, J. Han, and F. Lombardi, “New metrics for the reliability of approximate and probabilistic adders,” IEEE Trans. Comput., Vol. 62, no. 9, pp. 1760–1771, 2013. DOI: 10.1109/TC.2012.146
   Web of Science ®Google Scholar
• C. Jyothi, K. Saranya, B. R. Jammu, S. Veeramachaneni, and S. N. Mahammad, “A new approximate 4-2 compressor using merged sum and carry,” J. Electron. Test., Vol. 38, no. 4, pp. 381–394, 2022. DOI: 10.1007/s10836-022-06019-6
   Web of Science ®Google Scholar
• X. Yi, H. Pei, Z. Zhang, H. Zhou, and Y. He, “Design of an energy-efficient approximate compressor for error-resilient multiplications,” in Proc IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, 2019, pp. 1–5.
   Google Scholar
• O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, “Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 25, no. 4, pp. 1352–1361, 2017. DOI: 10.1109/TVLSI.2016.2643003
   Web of Science ®Google Scholar
• D. Esposito, A. G. M. Strollo, E. Napoli, D. De Caro, and N. Petra, “Approximate multipliers based on new approximate compressors,” IEEE Trans. Circuits Syst. I: Regul. Pap., Vol. 65, no. 12, pp. 4169–4182, 2018. DOI: 10.1109/TCSI.2018.2839266
   Web of Science ®Google Scholar
• Y.-J. Chang, Y.-C. Cheng, Y.-F. Lin, S.-C. Liao, C.-H. Lai, and T.-C. Wu, “Imprecise 4-2 compressor design used in image processing applications,” IET Circuits Devices Syst., Vol. 13, no. 6, pp. 848–856, 2019. DOI: 10.1049/cds2.v13.6
   Web of Science ®Google Scholar
• A. G. M. Strollo, E. Napoli, D. De Caro, N. Petra, and G. Di Meo, “Comparison and extension of approximate 4-2 compressors for low-power approximate multipliers,” IEEE Trans. Circuits Syst. I: Regul. Pap., Vol. 67, no. 9, pp. 3021–3034, 2020. DOI: 10.1109/TCSI.8919
   Web of Science ®Google Scholar
• P. J. Edavoor, S. Raveendran, and A. D. Rahulkar, “Approximate multiplier design using novel dual-stage 4: 2 compressors,” IEEE Access, Vol. 8, pp. 48337–48351, 2020. DOI: 10.1109/Access.6287639
   Web of Science ®Google Scholar
• U. A. Kumar, S. K. Chatterjee, and S. E. Ahmed, “Low-power compressor-based approximate multipliers with error correcting module,” IEEE Embed. Syst. Lett., Vol. 14, no. 2, pp. 59–62.
   Web of Science ®Google Scholar
• T. Kong, and S. Li, “Design and analysis of approximate 4–2 compressors for high-accuracy multipliers,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 29, no. 10, pp. 1771–1781, 2021. DOI: 10.1109/TVLSI.2021.3104145
   Web of Science ®Google Scholar
• D. Rostami, M. Eshghi, and Y. S. Mehrabani, “Low-power and high-speed approximate 4: 2 compressors for image multiplication applications in cnfets,” Int. J. Electron., Vol. 108, no. 8, pp. 1288–1308, 2021. DOI: 10.1080/00207217.2020.1858973
   Web of Science ®Google Scholar
• A. Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design and analysis of approximate compressors for multiplication,” IEEE Trans. Comput., Vol. 64, no. 4, pp. 984–994, 2014. DOI: 10.1109/TC.2014.2308214
   Web of Science ®Google Scholar
• M. M. Mano, and M. Ciletti, Digital design: with an introduction to the Verilog HDL. India: Pearson, 2013.
   Google Scholar
• A. J. L. Martin, “Cadence design environment,” New Mexico State University, Tutorial paper.
   Google Scholar