Investigation of Reliability Issues in a hybrid Extended Dual Source Double Gate Tunnel FET

REFERENCES

• B. G. Streetman, and S. Banerjee. Solid state electronic devices. New Jersey: Prentice hall, Vol. 4, pp. 202–3, 2006.
   Google Scholar
• M. Kumar, M. A. Hussain, and S. K. Paul, “Performance of a two input nand gate using subthreshold leakage control techniques,” J. Electron Devices, Vol. 14, pp. 1161–9, 2012.
   Google Scholar
• M. Kumar, “Effects of scaling on MOS device performance,” IOSR J. VLSI Signal Process., Vol. 5, pp. 25–8, 2015.
   Google Scholar
• R. H. Dennard, F. H. Gaensslen, H.-N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, “Design of ion-implanted mosfet’s with very small physical dimensions,” IEEE J. Solid-State Circuits, Vol. 9, no. 5, pp. 256–68, 1974.
   Web of Science ®Google Scholar
• V. K. Sharma, and M. Pattanaik, “VLSI scaling methods and low power CMOS buffer circuit,” J Semicond., Vol. 34, no. 9, pp. 095001, 2013.
   Google Scholar
• P.-F. Wang, et al., “Complementary tunneling transistor for low power application,” Solid-State Electron., Vol. 48, no. 12, pp. 2281–6, 2004.
   Web of Science ®Google Scholar
• W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, “Tunneling field-effect transistors (tfets) with subthreshold swing (ss) less than 60mv/dec,” IEEE Electron Device Lett., Vol. 28, no. 8, pp. 743–5, 2007.
   Web of Science ®Google Scholar
• T. Joshi, Y. Singh, and B. Singh, “Extended-source double-gate tunnel fet with improved dc and analog/rf performance,” IEEE Trans. Electron Devices, Vol. 67, no. 4, pp. 1873–9, 2020.
   Web of Science ®Google Scholar
• J. Knoch, “Optimizing tunnel fet performance-impact of device structure, transistor dimensions and choice of material,” in 2009 International Symposium on VLSI Technology, Systems, and Applications, Hsinchu, Taiwan: IEEE, 2009, pp. 45–6.
   Google Scholar
• S. W. Kim, J. H. Kim, T.-J. K. Liu, W. Y. Choi, and B.-G. Park, “Demonstration of l-shaped tunnel field-effect transistors,” IEEE Trans. Electron Devices, Vol. 63, no. 4, pp. 1774–8, 2015.
   Web of Science ®Google Scholar
• V. Vijayvargiya, B. Reniwal, P. Singh, and S. Vishvakarma, “Impact of device engineering on analog/rf performances of tunnel field effect transistors,” Semicond. Sci. Technol., Vol. 32, no. 6, pp. 065005, 2017.
   Web of Science ®Google Scholar
• S. Chen, H. Liu, S. Wang, W. Li, X. Wang, and L. Zhao, “Analog/rf performance of t-shape gate dual-source tunnel field-effect transistor,” Nanoscale Res. Lett., Vol. 13, no. 1, pp. 1–13, 2018.
   PubMedGoogle Scholar
• S. Yun, J. Oh, S. Kang, Y. Kim, J. H. Kim, G. Kim, and S. Kim, “F-shaped tunnel field-effect transistor (tfet) for the low-power application,” micromachines, Vol. 10, no. 11, pp. 760, 2019.
   PubMed Web of Science ®Google Scholar
• S. Marjani, S. E. Hosseini, and R. Faez, “A silicon doped hafnium oxide ferroelectric p–n–p–n SOI tunneling field–effect transistor with steep subthreshold slope and high switching state current ratio,” AIP. Adv., Vol. 6, no. 9, 2016.
   Web of Science ®Google Scholar
• P. Ghosh, and B. Bhowmick, “Investigation of electrical characteristics in a ferroelectric L-patterned gate dual tunnel diode TFET,” IEEE Trans. Ultrason. Ferroelectr. Freq. Control, Vol. 67, pp. 2440–4, 2020.
   PubMed Web of Science ®Google Scholar
• A. Anam, S. I. Amin, D. Prasad, N. Kumar, and S. Anand, “Analysis of III-V material-based dual source T-channel junction-less TFET with metal implant for improved DC and RF performance,” Micro and Nanostructures, Vol. 207629, 2023.
   Google Scholar
• P. Ghosh, “Performance analysis and digital application of vertical L-pattern dual tunnel diode TFET,” Microelectron. J., Vol. 129, pp. 105604, 2022.
   Web of Science ®Google Scholar
• P. Ghosh, and B. Bhowmick, “Analysis of kink reduction and reliability issues in low-voltage DTD-based SOI TFET,” Micro Nano Lett., Vol. 15, no. 3, pp. 130–5, 2020.
   Web of Science ®Google Scholar
• S. D. U. Guide, and D. U. Guide. “Version n-2017.09,” Mountain View, CA, USA, 2017.
   Google Scholar
• A. Biswas, S. S. Dan, C. L. Royer, W. Grabinski, and A. M. Ionescu, “TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model,” Microelectron. Eng., Vol. 98, pp. 334–7, 2012.
   Web of Science ®Google Scholar
• S. Badgujjar, G. Wadhwa, S. Singh, and B. Raj, “Design and analysis of dual source vertical tunnel field effect transistor for high performance,” Trans Electric Electron Mater, Vol. 21, no. 1, pp. 74–82, 2020.
   Web of Science ®Google Scholar
• N. B. Patel, A. Ramesha, and S. Mahapatra, “Performance enhancement of the tunnel field effect transistor using a sige source,” in 2007 International Workshop on Physics of Semiconductor Devices, Mumbai, India: IEEE, 2007, pp. 111–4.
   Google Scholar
• P. Ghosh, and B. Bhowmick, “Low-frequency noise analysis of heterojunction SELBOX TFET,” Appl. Phys. A, Vol. 124, no. 12, pp. 838, 2018.
   Web of Science ®Google Scholar
• P. Ghosh, and B. Bhowmick, “The impact of interface traps (acceptor/donor) on Fe DS-SBTFET characteristics,” in TENCON 2019-2019 IEEE Region 10 Conference (TENCON), Kochi, India: IEEE, 2019, pp. 73–7.
   Google Scholar
• Z. Yang, “Tunnel field-effect transistor with an L-shaped gate,” IEEE Electron Device Lett., Vol. 37, no. 7, pp. 839–42, 2016.
   Web of Science ®Google Scholar
• W. Wang, et al., “Design of U-shape channel tunnel FETs with SiGe source regions,” IEEE Trans. Electron Devices, Vol. 61, no. 1, pp. 193–7, 2013.
   Web of Science ®Google Scholar
• Y.-R. Jhan, Y.-C. Wu, and M.-F. Hung, “Performance enhancement of nanowire tunnel field-effect transistor with asymmetry-gate based on different screening length,” IEEE Electron Device Lett., Vol. 34, no. 12, pp. 1482–4, 2013.
   Web of Science ®Google Scholar