Design of Silicon Core Coaxial TSVs to Reduce Crosstalk Effects for 3D IC Applications

References

• S. J. Basha, and P. Venkatramana, “Investigation of crosstalk issues for MWCNT bundled TSVs in ternary logic,” ECS J. Solid State Sci. Technol., Vol. 11, no. 3, pp. 031002, Mar. 2022.
   Web of Science ®Google Scholar
• W. Lee, B. Min, J. C. Kim, and J. Yook, “Silicon-core coaxial through silicon via for low-loss RF Si-interposer,” IEEE Microwave Compon. Lett., Vol. 27, no. 5, pp. 428–30, May 2017.
   Web of Science ®Google Scholar
• C. Li, J. Zou, S. Liu, H. Zheng, and P. Fei, “Study of annular copper-filled TSVs of sensor and interposer chips for 3-D integration,” IEEE Trans. Comp. Packag. Manuf. Technol., Vol. 9, no. 3, pp. 391–8, Mar. 2019.
   Web of Science ®Google Scholar
• Z. Xu. “Electrical and evaluation and modeling of through-strata-vias (TSVs) in three-dimensional (3D) integration,” Ph.D. dissertation, Troy, NY: Rensselaer Polytechnic Institute, 2011.
   Google Scholar
• Z. Xu, and J. Lu, “High-speed design and broadband modeling of through-strata-vias (TSVs) in 3D integration,” IEEE Trans. Comp. Packag. Manuf. Technol., Vol. 1, no. 2, pp. 154–62, Feb. 2011.
   Web of Science ®Google Scholar
• A. Mayer, G. Grimm, M. Hecker, M. Weisheit, and E. Langer. “Challenges for physical failure analysis of 3D-integrated devices- sample preparation and analysis to support process development of TSVs,” in Proceedings of the 39th International Symposium for Testing and Failure Analysis, San Jose, CA, November 2011. pp. 433–6.
   Google Scholar
• M. Kierzewski, L. Boteler, S. S. Bedair, C. D. Meyer, B. M. Hanrahan, and N. Lazarus, “Electroplated copper for heterogeneous die integration,” IEEE Trans. Comp. Packag. Manuf. Technol., Vol. 5, no. 7, pp. 895–901, Jul. 2015.
   Web of Science ®Google Scholar
• T. Goyal, M. K. Majumder, and B. K. Kaushik, “Modeling and fabrication aspects of Cu- and carbon nanotube-based through-silicon vias,” IETE. J. Res., Vol. 67, no. 3, pp. 377–93, 2021.
   Web of Science ®Google Scholar
• M. Girish Kumar, Y. Agrawal, and R. Chandel, “Carbon nanotube interconnects − a promising solution for VLSI circuits,” IETE J. Educ., Vol. 57, no. 2, pp. 46–64, 2016.
   Google Scholar
• D. Y. Lee, L. Youhe, G. Lo, K. Prasad, and K. L. Pey, “Influence of Bosch etch process on electrical isolation of TSV structures,” IEEE Trans. Comp. Packag. Manuf. Technol., Vol. 1, no. 10, pp. 1497–507, Oct. 2011.
   Web of Science ®Google Scholar
• J. Bea, K. Lee, T. Fukushima, T. Tanaka, and M. Koyanagi, “Evaluation of Cu diffusion from Cu through-silicon via (TSV) in three-dimensional LSI by transient capacitance measurement,” IEEE Electron Device Lett., Vol. 32, no. 7, pp. 940–2, July 2011.
   Web of Science ®Google Scholar
• X. Liu, Q. Chen, P. Dixit, R. Chatterjee, R. R. Tummala, and S. K. Sitaraman. “Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV),” in 2009 59th Electronic Components and Technology Conference, San Diego, CA, 2009, pp. 624–9.
   Google Scholar
• S. Ryu, K. Lu, X. Zhang, J. Im, P. S. Ho, and R. Huang, “Impact of near-surface thermal stresses on interfacial reliability of through-silicon vias for 3-D interconnects,” IEEE Trans. Device Mater. Reliab., Vol. 11, no. 1, pp. 35–43, Mar. 2011.
   Web of Science ®Google Scholar
• S. E. Thompson, G. Sun, Y. S. Choi, and T. Nishida, “Uniaxial-process-induced strained-Si: extending the CMOS roadmap,” IEEE Trans. Electron Devices, Vol. 53, no. 5, pp. 1010–20, May 2006.
   Web of Science ®Google Scholar
• Z. Chen, X. Song, and S. Liu. “Thermo-mechanical characterization of copper filled and polymer filled TSVs considering nonlinear material behaviors,” in 2009 59th Electronic Components and Technology Conference, San Diego, CA, 2009, pp. 1374–80.
   Google Scholar
• E. Engin, and S. R. Narasimhan, “Modeling of crosstalk in through silicon vias,” IEEE Trans. Electromagn. Compat., Vol. 55, no. 1, pp. 149–58, Feb. 2013.
   Web of Science ®Google Scholar
• X. Yin, Z. Zhu, Y. Yang, and R. Ding, “Effectiveness of p+ layer in mitigating substrate noise induced by through-silicon via for microwave applications,” IEEE Microwave Compon. Lett., Vol. 26, no. 9, pp. 687–9, Sept. 2016.
   Web of Science ®Google Scholar
• L. Qian, Y. Xia, X. He, K. Qian, and J. Wang, “Electrical modeling and characterization of silicon-core coaxial through-silicon vias in 3-D integration,” IEEE Trans. Comp. Packag. Manuf. Technol., Vol. 8, no. 8, pp. 1336–43, Aug. 2018.
   Web of Science ®Google Scholar
• Y. Agrawal, R. Chandel, and R. Dhiman, “Variability analysis of stochastic parameters on the electrical performance of On-chip current-mode interconnect system,” IETE. J. Res., Vol. 63, no. 2, pp. 268–80, 2017.
   Web of Science ®Google Scholar
• M. Chandrakar, and M. K. Majumder, “Impact of polymer liners on crosstalk induced delay of different TSV shapes,” IETE. J. Res., Vol. 70, no. 1, pp. 686–699, 2022.
   Web of Science ®Google Scholar
• Z. Xu, and J. Lu, “Three-dimensional coaxial through-silicon-via (TSV) design,” IEEE Electron Device Lett., Vol. 33, no. 10, pp. 1441–3, Oct. 2012.
   Web of Science ®Google Scholar
• Q. Lu, Z. Zhu, Y. Yang, and R. Ding, “Electrical modeling and characterization of shield differential through-silicon vias,” IEEE Trans. Electron Devices, Vol. 62, no. 5, pp. 1544–52, May 2015.
   Web of Science ®Google Scholar
• S. Adamshick, D. Coolbaugh, and M. Liehr, “Feasibility of coaxial through silicon via 3D integration,” Electron. Lett., Vol. 49, no. 16, pp. 1028–30, 1 Aug. 2013.
   Web of Science ®Google Scholar
• D. H. Jung, et al., “30 gbps high-speed characterization and channel performance of coaxial through silicon via,” IEEE Microwave Compon. Lett., Vol. 24, no. 11, pp. 814–6, Nov. 2014.
   Web of Science ®Google Scholar
• Z. Chen, M. Xiong, B. Li, A. Li, Y. Yan, and Y. Ding, “Electrical characterization of coaxial silicon–insulator–silicon through-silicon vias: theoretical analysis and experiments,” IEEE Trans. Electron Devices, Vol. 63, no. 12, pp. 4880–7, Dec. 2016.
   Web of Science ®Google Scholar
• W.-C. Lee, B.-W. Min, J. C. Kim, and J.-M. Yook, “Silicon-core coaxial through silicon via for low-loss RF Si-interposer,” IEEE Microwave Compon. Lett., Vol. 27, no. 5, pp. 428–30, May 2017.
   Web of Science ®Google Scholar
• C. C. Sahu, V. R. Kumbhare, and M. K. Majumder, “Compact AC modeling of eddy current for cylindrical through silicon via,” IETE. J. Res., Vol. 69, no. 8, pp. 5399–411, 2023.
   Web of Science ®Google Scholar
• S. J. Basha, and P. Venkatramana, “Design of MWCNT based through silicon vias with polymer liners to reduce the crosstalk effects,” ECS J. Solid State Sci. Technol., Vol. 9, no. 4, pp. 041002, Apr. 2020.
   Web of Science ®Google Scholar
• S. J. Basha, and P. Venkatramana, “Analysis of crosstalk effects for ternary logic MWCNT bundled through silicon vias,” ECS J. Solid State Sci. Technol., Vol. 12, no. 2, pp. 021008, Feb. 2023.
   Web of Science ®Google Scholar
• https://symica.com/technology/circuit-design-flow.html.
   Google Scholar