Investigating the 20T Hybrid Full Adder Design for Low Power and High-Performance Computing

References

• R. Gupta, R. Gupta, and S. Sharma, “A high-speed, low-power, and area-efficient FGMOS-based full adder,” IETE J. Res., Vol. 68, no. 3, pp. 2305–11, 2022.
   Google Scholar
• A. Misra, S. Birla, N. Singh, and S. K. Dargar, “High-performance 10-transistor adder cell for low-power applications,” IETE J. Res., Vol. 69, no.11, pp. 8318 –8336, Mar. 2022.
   Web of Science ®Google Scholar
• V. Thamizharasan, and N. Kasthuri, “High-speed hybrid multiplier design using a hybrid adder with FPGA implementation,” IETE J. Res., Vol. 69, no. 5, pp. 2301–9, 2021.
   Web of Science ®Google Scholar
• R. Zimmermann, and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid State Circuits, Vol. 32, no. 7, pp. 1079–90, Jul. 1997.
   Web of Science ®Google Scholar
• C. H. Chang, J. Gu, and M. Zhang, “A review of 0.18-μm full adder performances for tree structured arithmetic circuits,” IEEE Trans. Very Large Scale Integr. Syst., Vol. 13, no. 6, pp. 686–94, Jun. 2005.
   Google Scholar
• S. Goel, A. Kumar, and M. A. Bayoumi, “Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style,” IEEE Trans. Very Large Scale Integr. VLSI Syst., Vol. 14, no. 12, pp. 1309–21, Dec. 2006.
   Web of Science ®Google Scholar
• M. Alioto, G. D. Cataldo, and G. Palumbo, “Mixed full adder topologies for high-performance low-power arithmetic circuits,” Microelectron. J., Vol. 38, no. 1, pp. 130–9, 2007.
   Web of Science ®Google Scholar
• C. K. Tung, S. H. Shieh, and C. H. Cheng, “Low-power high-speed full adder for portable electronic applications,” Electron. Lett., Vol. 49, no. 17, pp. 1063–4, Aug. 15, 2013.
   Web of Science ®Google Scholar
• M. Aguirre-Hernandez, and M. Linares-Aranda, “CMOS full-adders for energy-efficient arithmetic applications,” IEEE Trans. Very Large Scale Integr. VLSI Syst., Vol. 19, no. 4, pp. 718–21, Apr. 2011.
   Web of Science ®Google Scholar
• P. Kumar, and R. K. Sharma, “Low voltage high performance hybrid full adder,” Eng. Sci. Technol., Vol. 19, no. 1, pp. 559–65, Mar. 2016.
   Google Scholar
• P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, “Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit,” IEEE Trans. Very Large Scale Integr. VLSI Syst., Vol. 23, no. 10, pp. 2001–8, Oct. 2015.
   Web of Science ®Google Scholar
• M. Amini-Valashani, M. Ayat, and S. Mirzakuchaki, “Design and analysis of a novel low-power and energy-efficient 18 T hybrid full adder,” Microelectron. J., Vol. 74, pp. 49–59, Apr. 2018.
   Web of Science ®Google Scholar
• D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEE Proc. Circ. Devices Syst., Vol. 148, pp. 19–24, Feb. 2001.
   Web of Science ®Google Scholar
• J. Kandpal, A. Tomar, M. Agarwal, and K. K. Sharma, “High-speed hybrid-logic full adder using high-performance 10-T XOR-XNOR cell,” IEEE Trans. Very Large Scale Integr. VLSI Syst., Vol. 28, no. 6, pp. 1413–22, Jun. 2020.
   Web of Science ®Google Scholar
• O. Anjaneyulu, and C. V. K. Reddy, “A novel design of full adder cell for VLSI applications,” Int. J. Electron., Vol. 110, no. 4, pp. 670–85, Apr. 2023.
   Web of Science ®Google Scholar
• M. Amini-Valashani, and S. Mirzakuchaki, “New MGDI-based full adder cells for energy-efficient applications,” Int. J. Electron., Vol. 108, no. 3, pp. 462–77, 2021.
   Web of Science ®Google Scholar
• V. R. Tirumalasetty, and M. R. Machupalli, “Design and analysis of low power high-speed 1-bit full adder cells for VLSI applications,” Int. J. Electron., Vol. 106, no. 4, pp. 521–36, Apr. 2019.
   Web of Science ®Google Scholar
• M. H. Moaiyeri, R. F. Mirzaee, K. Navi, and A. Momeni, “Design and analysis of a high-performance CNFET-based full adder,” Int. J. Electron., Vol. 99, no. 1, pp. 113–30, Jan. 2012.
   Web of Science ®Google Scholar
• Z. Zareei, K. Navi, and P. Keshavarziyan, “Low-power, high-speed 1-bit inexact Full Adder cell designs applicable to low-energy image processing,” Int. J. Electron., Vol. 105, no. 3, pp. 375–84, Mar. 2018.
   Web of Science ®Google Scholar
• V. R. Tirumalasetty, and M. R. Machupalli, “Design and analysis of low power high-speed 1-bit full adder cells for VLSI applications,” Int. J. Electron., Vol. 106, no. 4, pp. 521–36, Nov. 2018.
   Web of Science ®Google Scholar
• M. Hasan, M. J. Hossein, M. Hossain, H. U. Zaman, and S. Islam, “Design of a scalable low-power 1-bit hybrid full adder for fast computation,” IEEE Trans. Circ. Syst. Express Briefs, Vol. 67, no. 8, pp. 1464–8, Aug. 2020.
   Web of Science ®Google Scholar
• S. Hussain, M. Hasan, G. Agrawal, and M. Hasan, “A high-performance full swing 1-bit hybrid full adder cell,” IET Circ. Dev. Syst., Vol. 16, no. 3, pp. 210–7, Sep. 2023.
   Web of Science ®Google Scholar
• K. A. Verma, M. Kumar, S. Kumar, and R. K. Chauhan, “Design of energy efficient domino logic circuit using lector technique,” Int. J. Electron., Vol. 110, no. 11, pp. 2117–2135, Nov. 2022.
   Web of Science ®Google Scholar
• M. J. Zavarei, M. R. Baghbanmanesh, E. Kargaran, H. Nabovati, and A. Golmakani. “Design of new full adder cell using hybrid-CMOS logic style,” In Proceedings of the 18th IEEE international conference on electronics, circuits, and systems, 2011, pp. 451–454.
   Google Scholar
• P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, “Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit,” IEEE Transaction on very large scale integration (VLSI) systems, Vol. 23, no. 10, pp. 2001–2008, 2014.
   Web of Science ®Google Scholar
• M. Zhang, J. Gu, and C.-H. Chang. “A novel hybrid pass logic with static CMOS output drive full-adder cell,” 2003 IEEE International Symposium on Circuits and Systems (ISCAS), 2003, pp. V-317-320.
   Google Scholar
• H. T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using novel XOR–XNOR gates,” IEEE Trans. Circuits Syst. II Analog Digit. Signal Process., Vol. 49, no. 1, pp. 25–30, Jan 2002.
   Google Scholar
• J. Kandpal, and A. Tomar, “Design and implementation of high-performance 20-T hybrid full adder circuit,” Analog. Integr. Signal. Process., Vol. 119, pp. 97–110, Dec. 2023.
   Google Scholar