Cycle time estimation for wafer fab with engineering lots

References

• Atherton , L.F. and Atherton , R.W. ( 1995 ) Wafer Fabrication: Factory Perfonnnnce and Analysis , Kluwer, Massachusetts .
   Google Scholar
• Chung , S.H. and Huang , H.W. ( 1999 ) The block-based cycle time estinuuion algorithm for wafer fabrication factories. International Journal (If Industrial Engineering , 6 ( 4 ), 307 – 316 .
   Web of Science ®Google Scholar
• Conway , R. , Maxwcll , W. and Miller , L.W. ( 1967 ) Theory (If Scheduling, Addison-Wesley, Massachusetts. ,
   Google Scholar
• Cunningham , J.A. ( 1990 ) The usc and evaluation of yield model in integrated circuit manufacturing. IEEE Transactions on Semiconductor Manufacturing , 3 ( 2 ), 60 – 72 .
   Web of Science ®Google Scholar
• Enns , S.T. ( 1995 ) A dynamic forecasting model for job shop flowing prediction and tardiness control. International Journal of Production Research. , 33 ( 5 ), 1295 – 1312 .
   Web of Science ®Google Scholar
• Etheshami , B. , Petrakian , R.G. and Shabe , P.M. ( 1992 ) Trade-offs in cycle time management: hot lots. IEEE Transactions on Semiconductor Manufacturing , 5 ( 2 ), 101 – 105 .
   Web of Science ®Google Scholar
• Fowler , J.W. , Philips , D.T. and Hogg , G.L. ( 1992 ) Realtime control of multiproduct bulk-service semiconductor manufacturing processes. IEEE Transactions on Semiconductor Manufacturing , 5 ( 2 ), 158 – 163 .
   Web of Science ®Google Scholar
• Fronckowiak , D. , Peilert , A. and Nishinohara , K. ( 1996 ) Using discrete event simulation to analyze the impact of job priorities on cycle time in semiconductor manufacturing, in Proceedings of the 1996 IEEE/SEMI Advanced Semiconductor Munufacturing Conference , New York , pp. 151 – 155 .
   Google Scholar
• Glassey , CR. and Resende , M.G.C ( 1988 ) Closed-loop job release control for VLSI circuit manufacturing. IEEE Transactions on Semiconductor Manufacturing , 1 ( 1 ), 36 – 46 .
   Web of Science ®Google Scholar
• Glassey , CR. and Weng , W.W. ( 1991 ) Dynamic hatching heuristics for simultaneous processing. IEEE Transactions 011 Semiconductor Manufacturing , 4 ( 2 ), 77 – 82 .
   Web of Science ®Google Scholar
• Hiller , F.S. and Lieberman , G.J. ( 1990 ) Introduction to Operations Research, 51h edn. , McGraw-Hili, New York .
   Google Scholar
• Kaplan , A.C and Unal , A.T. ( 1993 ) A probabilistic cost-based due date assignment model for job shops. International Journal of Production Research , 31 ( 12 ), 2817 – 2834 .
   Web of Science ®Google Scholar
• Kim , Y.D. , Kim , J.-U. , Lim , S.-K. and Jun . H.-B. ( 1998 ) Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility. IEEE Transactions on Semiconductor Manufacturing , II (I), 155 – 164 .
   Google Scholar
• Martin , D.P. ( 1998 ) How the law of unanticipated consequences can nullify the theory of constraint: the case for balanced capacity in a semiconductor manufacturing line, Semiconductor Fabtech, 7th edn , ICG Publishing Ltd, pp. 29 – 34 .
   Google Scholar
• Matsuyama , A. and Atherton , R.W. ( 1990 ) Experience in simulation wafer fabs in the USA and Japan, in Proceedings of tile 1990 International Semiconductor Manufacturing Science Symposium, Burlingame , USA , pp. 113 – 118 .
   Google Scholar
• Miller , D.J. ( 1989 ) Implementing the results of a simulation in a semiconductor line, in Proceedings of the 1989 Winter Simulation Conference, New York , pp. 922 – 929 .
   Google Scholar
• Narahari , Y. and Khan , L.M. ( 1997 ) Modeling the effect of hot lots in semiconductor manufacturing systems. IEEE Transactions on Semiconductor Manufacturing , 10 ( 1 ), 185 – 188 .
   Web of Science ®Google Scholar
• Raddon , A. and Grigsby, B. (1997) Throughput time forecasting model, in Proceedings of tile 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference , pp. 430–433.
   Google Scholar
• Su , Y.C ( 1988 ) The construction of production planning and scheduling system for an IC foundry in ramp-up., Masters thesis, Industrial Engineering and Management Department , National Chiao Tung University, Hsin-Chu , Taiwan .
   Google Scholar
• Vig , M.M. and Dooley , KJ. ( 1991 ) Dynamic rules for due-date assignment. International Journal of Production Research , 29 ( 7 ), 1361 – 1377 .
   Web of Science ®Google Scholar
• Wein , L.M. ( 1988 ) Scheduling semiconductor wafer fabrication. IEEE Transactions on Semiconductor Manufacturing , 1 ( 3 ), 115 – 130 .
   Web of Science ®Google Scholar
• Winston , W.L. ( 1991 ) Operations Research: Applications and Algorithms , PWS-Kent, Boston , MA .
   Google Scholar
• Wood , S.c. ( 1997 ) Cost and cycle time performance of fabs based on intergrated single-wafer processing. IEEE Transactions on Semiconductor Manufacturing , 10 ( 1 ), 98 – 111 .
   Web of Science ®Google Scholar
• Corresponding author
   Google Scholar