References
- Denda S. Sanjigen jisso no tameno TSV gijutsu. Japanese Industrial Standards Committee; 2009. p. 70–78.
- Jourdain A, Stoukatch S, De Moor P, et al. Simultaneous Cu–Cu and compliant dielectric bonding for 3D stacking of ICs. International Interconnect Technology Conference; 2007. p. 207–209.
- McMahon JJ, Lu JQ, Gutmann RJ. Wafer bonding of damascene-patterned metal/adhesive redistribution layers for via- first three-dimensional (3D) interconnect. Electronic Components and Technology Conference; 2005, vol. 1. p. 331–336.
- Enquist P. Scalability and low cost of ownership advantages of direct bond interconnect (DBI®) as drivers for volume commercialization of 3-D integration architectures and applications. MRS Fall Meeting; 2008.
- Kim TH, Howlader MM, Itoh T, et al. Room temperature Cu–Cu direct bonding using surface activated bonding method. J. Vac. Sci. Technol. 2003;21:449–453.10.1116/1.1537716
- Suga T. Room temperature bonding/SAB and its applications in microelectronics. Presentation in Public Lecture; 2001.
- Takagi H, Maeda R, Suga T. Wafer-scale spontaneous bonding of silicon wafers by argon-beam surface activation at room temperature. Sens. Actuators, A. Phys. 2003;105:98–102.10.1016/S0924-4247(03)00087-6
- Shigetou A et al. Bumpless interconnect of ultra-fine Cu electrodes by surface activated bonding (SAB) method. The IEICE Transactions on Electronics C. 2005; J88-C:889–896.
- Taniyama S, Wang YH, Fujino M, et al. Room temperature wafer bonding using surface activated bonding method. VLSI Packaging Workshop of Japan; 2008.
- Shigetou A et al. Bumpless interconnect of 6 lm-pitch Cu electrodes at room temperature. Trans. Adv. Packg. 2008;31:473.
- Huebner H et al. Face-to-face chip integration with full metal interface. Proc. Advanced Metallization Conf (AMC 02), Materials Research Soc. 2002. p. 53.
- Benkart P, Munding A, Kaiser A, et al. 3-dimensional integration scheme with a thermal budget below 300 °C. Sens. Actuat. A. Phys. 2007;139:350–355.10.1016/j.sna.2007.04.032