Multi-objectives exception management model for semiconductor back-end environment under turnkey service

References

• Askin , RG and Krisht , AH . 1994 . Optimal operation of manufacturing systems with controlled work-in-process levels . Int. J. Prod. , 37 ( 2 ) : 1637 – 1653 .
   Google Scholar
• Burman , DY , Gurrola-Gal , FJ , Nozari , A , Sathaye , S and Sitarik , JP . 1986 . Performance analysis techniques for IC manufacturing lines . AT&T Technical Journal , 65 ( 4 ) : 46 – 57 .
   Web of Science ®Google Scholar
• Buzacott , JA . 1971 . The role of banks in flow-line production systems . Int. J. Prod. Res. , 9 ( 4 ) : 425 – 436 .
   Google Scholar
• Chen , H , Harrison , JM , Mandelbaum , A and Wein , LM . 1998 . Empirical evaluation of a queueing network model for semiconductor wafer fabrication . Oper. Res. , 36 ( 2 ) : 202
   Web of Science ®Google Scholar
• Chen , HC and Lee , CE . 2003 . Pull systems for control and dummy wafers . Int. J. Adv. Manuf. Tech. , 22 : 805 – 818 .
   Google Scholar
• Domaschke , J , Brown , S , Robinson , J and Leibl , F . 1998 . Effective implementation of cycle time reduction strategies for semiconductor back-end manufacturing . Proceedings of the 1998 Simulation Conference . 1998 .
   Google Scholar
• Goldratt , EM . 1998 . Theory of constraints and how should it be implemented? , New York, NY : North River Press .
   Google Scholar
• Gross , D and Harris , CM . 1974 . Fundamentals of Queueing Theory , New York, NY : John Wiley & Sons .
   Google Scholar
• Gupta , AK and Sivakumar , AI . 2006 . Optimisation of due-date objectives in scheduling semiconductor batch manufacturing. . Int. J. Machine Tools & Manuf , 46 (12–13) : 1671 – 1679 .
   Google Scholar
• Gupta , AK and Sivakumar , AI . 2005 . Conjunctive simulated scheduling . Int. J. Adv. Manuf. Tech. , 26 : 1409 – 1413 .
   Web of Science ®Google Scholar
• Hopp , WJ and Roof , ML . 1998 . Setting WIP levels with statistical throughput control (STC) in CONWIP production lines . Int. J. Prod. Res. , 36 ( 4 ) : 867 – 882 .
   Web of Science ®Google Scholar
• Huang , CL , Huang , YH , Chang , TY , Chang , SH , Chung , CH , Huang , DT and Li , RJ . 1999 . The construction of production performance prediction system for semiconductor manufacturing with artificial neural networks . Int. J. Prod. Res. , 37 ( 6 ) : 1387 – 1402 .
   Web of Science ®Google Scholar
• Kim , JS and Leachman , RC . 1994 . Decomposition method application to a large scale linear programming WIP projection model . Eur. J. Oper. Res. , 74 : 152 – 160 .
   Web of Science ®Google Scholar
• Kuo , RJ , Chi. , SC and Kao , SS . 2002 . A decision support system for selecting convenience store location through integration of fuzzy AHP and artificial neural network . Comp. Indus. , 47 : 199 – 214 .
   Web of Science ®Google Scholar
• Kuroda , M and Kawada , A . 1995 . Adaptive input control for job-shop type production systems with varying demands using inverse queuing network analysis . Int. J. Prod. Econ. , 41 : 217 – 225 .
   Google Scholar
• Lee , YH , Lee , BK and Jeong , B . 2000 . Multi-objective production scheduling of probe process in semiconductor manufacturing . Prod. Plan. & Cont. , 11 ( 7 ) : 660 – 669 .
   Web of Science ®Google Scholar
• Lee , CY , Martin-Vega , LA , Uszoy , R and Hinchman , J . 1993 . Implementation of a decision supporting for scheduling semiconductor test operations . J. Electron. Manuf. , 3 : 121 – 131 .
   Google Scholar
• Li , S , Tang , T and Collins , DW . 1996 . Minimum inventory dispatching in semiconductor wafer fabrication . IEEE Trans. Semicon. Manuf. , 9 ( 1 ) : 145 – 149 .
   Web of Science ®Google Scholar
• Lin , YH and Lee , CE . 2001 . A total standard WIP estimation method for wafer fabrication . Eur. J. Oper. Res. , 131 : 78 – 94 .
   Web of Science ®Google Scholar
• Manzione , LT . 1990 . Plastic packaging of microelectronic devices , Technical report, AT&T Bell Laboratories .
   Google Scholar
• Miller , DJ . 1990 . Simulation of a semiconductor manufacturing line . Comm. ACM , 33 ( 10 ) : 99 – 108 .
   Web of Science ®Google Scholar
• Montgomery , DC . 2001 . Design and Analysis of Experiments , 5th , New York, NY : Wiley .
   Google Scholar
• Nye , TJ , Jewkes , EM and Dilts , DM . 2001 . Optimal investment in setup reduction in manufacturing systems with WIP inventories . Eur. J. Oper. Res. , 135 : 128 – 141 .
   Web of Science ®Google Scholar
• Padillo , JM , Meyersdorf , D and Reshef , O . 1997 . Incorporating manufacturing objectives into the semiconductor facility layout design process: a methodology and selected cases . 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference . 1997 . pp. 434 – 439 .
   Google Scholar
• Punniyamoorthy , M and Ragavan , PV . 2003 . A strategic decision model for the justification of technology selection . Int. J. Adv. Manuf. Tech. , 21 : 72 – 78 .
   Web of Science ®Google Scholar
• Robinson , JK , Fowler , J and Bard , J . 1990 . The use of upstream and downstream information in scheduling semiconductor batch operations . Int. J. Prod. Res. , 7 : 1849 – 1870 .
   Google Scholar
• Rose , O . 1998 . WIP Evaluation of a Semiconductor Factory after Bottleneck Work center Breakdown . Proceedings of the 1998 Winter Simulation Conference . 1998 . pp. 997 – 1003 .
   Google Scholar
• Ryan , S and Choobineh , FF . 2003 . Total WIP and WIP mix for a CONWIP controlled job shop . IIE Trans. , 35 : 405 – 418 .
   Web of Science ®Google Scholar
• Saaty , TL . 1980 . The Analytic Hierarchy Process , New York, NY : McGraw-Hill .
   Google Scholar
• Semiconductor Industry Association . 1997 . National Technology Roadmap for Semiconductors 127 – 129 .
   Google Scholar
• Sivakumar , AI and Chong , CS . 2001 . A simulation based analysis of cycle time and throughput in semiconductor backend manufacturing . Comput. Indus. , 45 : 59 – 78 .
   Web of Science ®Google Scholar
• Tu , YM , Chao , YH , Chang , SH and You , HC . 2005 . Model to determine the backup capacity of a wafer foundry . Int. J. Prod. Res. , 43 ( 2 ) : 339 – 359 .
   Web of Science ®Google Scholar
• Tu , YM and Li , RL . 1998 . Constraint time buffer determination model . Int. J. Prod. Res. , 36 ( 4 ) : 1091 – 1130 .
   Web of Science ®Google Scholar
• Uszoy , R , Church , IA , Ovacik , I and Hinchman , J . 1993 . Performance evaluation of dispatching rules for semiconductor testing operations . J. Electron. Manuf. , 3 : 95 – 105 .
   Google Scholar
• Uzsoy , R , Lee , CY and Martin-Vega , LA . 1992 . A review of production planning and scheduling models in the semiconductor industry. Part I: System characteristics, performance evaluation and production planning . IIE Trans. , 24 ( 4 ) : 47 – 60 .
   Web of Science ®Google Scholar
• Wein , LM . 1988 . Scheduling semiconductor wafer fabrication . IEEE Trans. Semicon. Manuf. , 1 ( 3 ) : 115 – 130 .
   Web of Science ®Google Scholar
• Wein , LM . 1992 . On the relationship between yield and cycle time in semiconductor wafer fabrication . IEEE Trans. Semicon. Manuf. , 5 ( 2 ) : 156 – 158 .
   Web of Science ®Google Scholar
• Wiendahl , H . 1995 . Load-Oriented Manufacturing Control , Germany : Springer-Verlag .
   Google Scholar
• Yang , T , Su , CT and Hsu , YR . 2000 . Systematic layout planning: A study on semiconductor wafer fabrication facilities . Int. J. Oper. Manuf. Manage. , 20 ( 11 ) : 1360 – 1372 .
   Web of Science ®Google Scholar
• Yu , CS and Li , CK . 2001 . A group decision making fuzzy AHP model and its application to a plant location selection problem . IFSA World Congress and 20th NAFIPS International Conference . 2001 . pp. 76 – 80 .
   Google Scholar
• Zahedi , F . 1986 . The analytic hierarchy process—a survey of the method and its applications . Interface , 16 : 96 – 108 .
   Google Scholar