A Home-type (H-type) Cascaded Multilevel Inverter with Reduced Device Count: Analysis and Implementation

References

• S. Kouro, et al., “Recent advances and industrial applications of multilevel converters,” IEEE Trans. Ind. Electron, vol. 87, no. 8, pp. 2553–2580, 2010. DOI: 10.1109/TIE.2010.2049719.
   Google Scholar
• M. Malinowski, K. Gopakumar, J. Rodriguez and M. A. Perez, “A survey on cascaded multilevel inverters,” IEEE Trans. Ind. Electron, vol. 57, no. 7, pp. 2197–2206, 2010. DOI: 10.1109/TIE.2009.2030767.
   Web of Science ®Google Scholar
• K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu and S. Jain, “Multilevel inverter topologies with reduced device count: A review,” IEEE Trans. Power Electron, vol. 31, no. 1, pp. 135–151, 2016. DOI: 10.1109/TPEL.2015.2405012.
   Web of Science ®Google Scholar
• M. R. J. Oskuee, M. Karimi, S. N. Ravadanegh and G. B. Gharehpetian, “An innovative scheme of symmetric multilevel voltage source inverter with lower number of circuit devices,” IEEE Trans. Ind. Electron, vol. 62, no. 11, pp. 6965–6973, 2015. DOI: 10.1109/TIE.2015.2438059.
   Web of Science ®Google Scholar
• M. R. J. Oskuee, E. Salary and S. Najafi-Ravadanegh, “Creative design of symmetric multilevel converter to enhance the circuit’s performance,” IET Power Electron, vol. 8, no. 1, pp. 96–102, 2015.
   Web of Science ®Google Scholar
• E. Babaei and S. H. Hosseini, “Charge balance control methods for asymmetrical cascade multilevel converters,” Proc. ICEMS, 2007 Oct, pp. 74–79.
   Google Scholar
• S. Laali, K. Abbaszadeh and H. Lesani, “A new algorithm to determine the magnitudes of dc voltage sources in asymmetric cascaded multilevel converters capable of using charge balance control methods,” Proc. Int. Conf. Electr. Mach. Syst. 2010 Oct, pp. 56–61.
   Google Scholar
• P. Kala and S. Arora, “A variable dc link based novel multilevel inverter topology for low voltage applications,” Proc. IEEE ICPEICES, 2016, Jul. pp. 1–6. DOI: 10.1109/ICPEICES.2016.7853399.
   Google Scholar
• E. Babaei, S. Laali and Z. Bayat, “A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches,” IEEE Trans. Ind. Electron, vol. 62, no. 2, pp. 922–929, 2015. DOI: 10.1109/TIE.2014.2336601.
   Web of Science ®Google Scholar
• K. R. Reddy, S. Sabyasachi, P. M. Meshram and V. B. Borghate, “An asymmetrical multilevel inverter topology with reduced source count,” Proc. IEEE SCEECS, 2016, Mar, pp. 1–6. DOI: 10.1109/SCEECS.2016.7509296.
   Google Scholar
• P. L. Kamani and M. A. Mulla, “A new multilevel inverter with reduced component count and reduced voltage stress,” Proc. IEEE SCEECS, 2016, Mar, pp. 1–7. DOI: 10.1109/SCEECS.2016.7509312.
   Google Scholar
• P. L. Kamani and M. A. Mulla, “A new multilevel inverter topology with reduced device count and blocking voltage,” Proc. IEEE EEEIC, 2016, Jun, pp. 1–6. DOI: 10.1109/EEEIC.2016.7555722.
   Google Scholar
• S. P. Gautam, L. Kumar and S. Gupta, “Improved configuration of multilevel inverter with reduced semiconductor devices,” Electr. Power Compon. Syst., vol. 45, no. 3, pp. 233–245, 2017.,
   Web of Science ®Google Scholar
• E. Zamiri, M. Moradzadeh, R. Barzegarkhoo, S. Hamkari and M. Sabahi, “Cascaded multilevel inverters using proposed series sub-multilevel basic blocks with reduced switching devices,” Electr. Power Compon. Syst., vol. 45, no. 15, pp. 1691–1704, 2017.,
   Web of Science ®Google Scholar
• C. I. Odeh and D. B. N. Nnadi, “Single-phase, 17-level hybridized cascaded multi-level inverter,” Electr. Power Compon. Syst., vol. 41, no. 2, pp. 182–196, 2013.,
   Web of Science ®Google Scholar
• M. M. Hasan, S. Mekhilef and M. Ahmed, “Three-phase hybrid multilevel inverter with less power electronic components using space vector modulation,” IET Power Electron, vol. 7, no. 5, pp. 1256–1265, 2014.,
   Web of Science ®Google Scholar
• A. Masaoud, H. W. Ping, S. Mekhilef and H. O. Belkamel, “A New Five-level Single-phase Inverter Employing a Space Vector Current Control,” Electr. Power Compon. Syst., vol. 42, no. 11, pp. 1121–1130, 2014.,
   Web of Science ®Google Scholar
• A. Masaoud, H. W. Ping, S. Mekhilef and A. Taallah, “Novel configuration for multilevel DC-link three-phase five-level inverter,” IET Power Electron, vol. 7, no. 12, pp. 3052–3061, 2014.,
   Web of Science ®Google Scholar
• S. Mekhilef and M. N. A. Kadir, “Novel vector control method for three-stage hybrid cascaded multilevel inverter,” IEEE Trans. Ind. Electron, vol. 58, no. 4, pp. 1339–1349, 2011. DOI: 10.1109/TIE.2010.2049716.
   Web of Science ®Google Scholar
• S. Mekhilef and M. N. A. Kadir, “Voltage control of three-stage hybrid multilevel inverter using vector transformation,” IEEE Trans. Power Electron, vol. 25, no. 10, pp. 2599–2606, 2010. DOI: 10.1109/TPEL.2010.2051040.
   Web of Science ®Google Scholar
• E. Babaei and r Laali, “A multilevel inverter with reduced power switches,” Arab. J. Sci. Eng., vol. 41, no. 9, pp. 3605–3617, 2016.,
   Web of Science ®Google Scholar
• E. Babaei and r Laali, “New extendable 15-level basic unit for multilevel inverters,” J. Circuits Syst. Comput., vol. 25, no. 12, pp. 1–22, 2016. DOI: 10.1142/S0218126616501516.,
   Web of Science ®Google Scholar
• E. Babaei, S. Laali and S. Alilu, “Cascaded multilevel inverter with series connection of novel H-bridge basic units,” IEEE Trans. Ind. Electron, vol. 61, no. 12, pp. 6664–6671, 2014. DOI: 10.1109/TIE.2014.2316264.
   Web of Science ®Google Scholar
• S. P. Gautam, L. K. Sahu and S. Gupta, “Reduction in number of devices for symmetrical and asymmetrical multilevel inverters,” IET Power Electron, vol. 9, no. 4, pp. 698–709, 2016.,
   Web of Science ®Google Scholar
• M. Jalhotra, L. Kumar, S. P. Gautam and S. Gupta, “Development of fault-tolerant MLI topology,” IET Power Electron, vol. 11, no. 8, pp. 1416–1424, 2018.,
   Web of Science ®Google Scholar
• S. K. Maddugari, V. B. Borghate, R. Reddy and K. S. S. H. M. Suryawanshi, “A three-phase nine-level fault tolerant asymmetrical inverter,” Arab. J. Sci. Eng., vol. 44, no. 3, pp. 1779–1790, 2018. DOI: 10.1007/s13369-018-3097-2.
   Web of Science ®Google Scholar
• M. F. Kangarlu, E. Babaei and M. Sabahi, “Cascaded cross-switched multilevel inverter in symmetric and asymmetric conditions,” IET Power Electron, vol. 6, no. 6, pp. 1041–1050, 2013. DOI: 10.1049/iet-pel.2012.0563.,
   Web of Science ®Google Scholar
• E. Babaei and S. Laali, “Optimum structures of proposed new cascaded multilevel inverter with reduced number of components,” IEEE Trans. Ind. Electron, vol. 62, no. 11, pp. 6887–6895, 2015. DOI: 10.1109/TIE.2015.2437330.
   Web of Science ®Google Scholar
• E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo and M. Sabahi, “A new cascaded switched-capacitor multilevel inverter based on improved series-parallel conversion with less number of components,” IEEE Trans. Ind. Electron, vol. 63, no. 6, pp. 3582–3594, 2016. DOI: 10.1109/TIE.2016.2529563.
   Web of Science ®Google Scholar
• E. Samadaei, S. A. Gholamian, A. Sheikholeslami and J. Adabi, “An envelope type (E-type) module: Asymmetric multilevel inverters with reduced components,” IEEE Trans. Ind. Electron, vol. 63, no. 11, pp. 7148–7156, 2016. DOI: 10.1109/TIE.2016.2520913.
   Web of Science ®Google Scholar
• E. Samadaei, A. Sheikholeslami, S. A. Gholamian and J. Adabi, “A square T-Type (ST-Type) module for asymmetrical multilevel inverters,” IEEE Trans. Power Electron, vol. 33, no. 2, pp. 987–996, 2018. DOI: 10.1109/TPEL.2017.2675381.
   Web of Science ®Google Scholar
• J. Rodriguez, et al., “Multilevel converters: An enabling technology for high-power applications,” Proc. IEEE, vol. 97, no. 11, pp. 1786–1817, 2009. DOI: 10.1109/JPROC.2009.2030235.
   Web of Science ®Google Scholar
• R. S. Alishah, S. H. Hosseini, E. Babaei and M. Sabahi, “A new general multilevel converter topology based on cascaded connection of submultilevel units with reduced switching components, dc sources, and blocked voltage by switches,” IEEE Trans. Ind. Electron, vol. 63, no. 11, pp. 7157–7164, 2016. DOI: 10.1109/TIE.2016.2592460.
   Web of Science ®Google Scholar
• R. S. Alishah, S. H. Hosseini, E. Babaei and M. Sabahi, “Optimal design of new cascaded switch-ladder multilevel inverter structure,” IEEE Trans. Ind. Electron, vol. 64, no. 3, pp. 2072–2080, 2017. DOI: 10.1109/TIE.2016.2627019.
   Web of Science ®Google Scholar
• S. Kouro, R. Bernal, H. Miranda, C. A. Silva and J. Rodriguez, “High-performance torque and flux control for multilevel inverter fed induction motors,” IEEE Trans. Power Electron, vol. 22, no. 6, pp. 2116–2123, 2007. DOI: 10.1109/TPEL.2007.909189.
   Web of Science ®Google Scholar
• E. Babaei, S. Alilu and S. Laali, “A new general topology for cascaded multilevel inverters with reduced number of components based on developed h-bridge,” IEEE Trans. Ind. Electron, vol. 61, no. 8, pp. 3932–3939, 2014. DOI: 10.1109/TIE.2013.2286561.
   Web of Science ®Google Scholar
• M. F. Kangarlu and E. Babaei, “Cross-switched multilevel inverter: An innovative topology,” IET Power Electron, vol. 6, no. 4, pp. 642–651, 2013. DOI: 10.1049/iet-pel.2012.0265.,
   Web of Science ®Google Scholar
• M. S. A. Dahidah, G. Konstantinou and V. G. Agelidis, “A review of multilevel selective harmonic elimination PWM: Formulations, solving algorithms, implementation and applications,” IEEE Trans. Power Electron, vol. 30, no. 8, pp. 4091–4106, 2015. DOI: 10.1109/TPEL.2014.2355226.
   Web of Science ®Google Scholar
• A. M. Y. M. Ghias, J. Pou and V. G. Agelidis, “Voltage-balancing method for stacked multicell converters using Phase-Disposition PWM,” IEEE Trans. Ind. Electron, vol. 62, no. 7, pp. 4001–4010, 2015. DOI: 10.1109/TIE.2014.2387793.
   Web of Science ®Google Scholar