References
- Davis , L. 1991 . Handbook of Genetic Algorithms New York : Van Nostrand Reinhold .
- Frieze , A.M. 1989 . Probabilistic Analysis of Graph Algorithms Springer-Verlag .
- Vose , M.D. 1991 . Generalizing the notion of schema in genetic algorithms (research note) . Artificial Intelligence , 50 : 385 – 396 .
- Mandal , C.A. , Chakrabarti , P.P. and Ghose , S. 1996 . Port assignment for dual and triple port memories using a genetic approach . Procs. of the Third Asia Pacific Conf. on Hardware Description Languages (APCHDL) 96 . 1996 . pp. 60 – 64 .
- Mandal , C.A. , Chakrabarti , P.P. and Ghose , S. 1998 . A probabilistic estimator for the vertex deletion problem . Computers and Mathematics with Applications , 35 ( 6 ) : 1 – 4 .
- Minton , S. , Jhonson , M.D. , Philips , A.B. and Laird , P. 1992 . Minimizing conflicts: A heuristic repair method for constraint satisfaction and scheduling problems . Artificial Intelligence , : 161 – 205 .
- Aho , A.V. , Sethi , R. and Ullman , J.D. June 1987 . COMPILERS Principles, Techniques and Tools Addison-Wesley Publishing Company .
- Mandal , C.A. , Chakrabarti , P.P. and Ghose , S. 1998 . Some new results in the complexity of allocation and binding in data path synthesis . Computers and Mathematics with Applications , 35 ( 10 ) : 93 – 105 .
- Paulin , P.G. and Knight , J.P. 1989 . Algorithms for high-level synthesis . IEEE D & T. of Computers , : 18 – 31 .
- Mandal , C. and Zimmer , M. 1997 . High-level synthesis of structured data paths . IFIP TC10 WG 10.5 International Conference on Computer Hardware Description Languages and Their Applications . April 20–25 1997 . pp. 92 – 94 .
- Tseng , C.J. and Siewiorek , D.P. 1986 . Automated synthesis of data paths in digital-systems . IEEE Trans. on C. A. D. , 5 : 379 – 395 .
- Kung , S.Y. , Whitehouse , H.J. and Kailath , T. 1984 . VLSI and Modern Signal Processing Prentice Hall .
- Goldberg , D.E. 1989 . Genetic Algorithms in Search, Optimization and Machine Learning Addison-Wesley Pub. Co. Inc. .
- Paulin , P.G. and Knight , J.P. 1989 . Force-directed scheduling for ASICs . IEEE Trans. on C. A. D ,
- Neil , J.P. and Denyer , P.B. 1992 . “ Simulated annealing based synthesis of fast discrete cosine transform blocks ” . In Algorithmic and Knowledge Based CAD for VLSI Edited by: Taylor , G. and Russel , G. 75 – 93 . Peter Peregrinus . Ch 4