DC-link Capacitor Voltage Balancing for a Five-Level Diode-Clamped Active Power Filter using Redundant Vectors

References

• Aburto, V., Schneider, M., Moran, L. & Dixon, J. 1997, “An active power filter implemented with a three-level NPC voltage-source inverter”, IEEE Power Electronics Specialist Conference Records, St. Louis, MO, 22-27 June, pp. 1121–1126.
   Google Scholar
• Adam, G. P., Finney, S. J., Massoud, A. M. & Williams, B. W. 2008, “Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode”, IEEE Transactions on Industrial Electronics, Vol. 55, No. 8, August, pp. 3088–3099.
   Google Scholar
• Bierhoff, M. H. & Fuchs, F. W. 2008, “Dc-link harmonics of three-phase voltage-source converters influenced by the pulsewidth-modulation strategy-an analysis”, IEEE Transactions on Industrial Electronics, Vol. 55, No. 5, May, pp. 637–641.
   Google Scholar
• Bowes, S. R. & Lai, Y.-S. 1997m “The relationship between space-vector modulation and regular-sampled PWM”, IEEE Transactions on Industrial Electronics, Vol. 44, No. 5, October, pp. 670–679.
   Google Scholar
• Choi, N. S., Cho, J. G. & Cho, G. H. 1991, “A general circuit topology for multilevel inverter”, Proceedings of Power Electronics Specialists Conference, Cambridge, UK, 24-27 June, pp. 96–103.
   Google Scholar
• Gutierrez, E. I. & Duran-Gomez, J. L. 2006, “Power quality improvement of a current-pulsed power supply based on a three-level NPC PWM VSI scheme as an active power filter”, Proceedings of International Power Electronics Congress,, Cholula, Mexico, 16-18 October, pp. 1–6.
   Google Scholar
• Hotait, H. A., Massoud, A. M., Finney, S. J. & Williams, B. W. 2007, “Capacitor voltage balancing using redundant states for five-level multilevel inverter”, Proceedings of Power Electronics and Drive System, Bangkok, Thailand, 27-30 November, pp. 1062–1068.
   Google Scholar
• Jin, T. T, Wen, J. & Smedley, K. 2005, “Control and topologies for three-phase three-level active power filters”, Proceedings of Applied Power Electronics Conference and Exposition, Austin, TX, 6-10 March, pp. 655–664.
   Google Scholar
• Jouanne, A. von, Dai, S. & Zhang, H. 2002, “A multilevel inverter approach providing DC-link balancing, ride-through enhancement, and common-mode voltage elimination”, IEEE Transactions on Industrial Electronics, Vol. 49, No. 4, August, pp. 739–745.
   Google Scholar
• Khajehoddin, S.A., Bakhshai, A. & Jain, P. K. 2008, “A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model”, IEEE Transactions on Power Electronics, Vol. 23, No. 5, September, pp. 2248–2259.
   Google Scholar
• Kumar, R., Gupta, R. A. & Pratap, K. S. 2006, “Implementation and analysis of five-level inverter with space vector PWM Algorithm”, in: Proceedings of IEEE International Conference on Industrial Technology, Mason, Iowa, December 15-17, pp. 1665–1669.
   Google Scholar
• Lalili, D., Berkouk, E. M., Boudjema, F. & Louci, N. 2008, “Self balancing of dc link capacitor voltages using redundant vectors for SVPWM controlled five-level inverter”, Proceedings of System Signals and Drive, Amman, Jordan, 20-22 July, pp. 1–6.
   Google Scholar
• Marchesoni, M. & Tenca, P. 2001, “Theoretical and practical limits in multilevel inverters with passive front ends”, European Conference on Power Electronics and Applications, Graz, Australia, 27–29 August.
   Google Scholar
• Marchesoni, M. & Tenca, P. 2002, “Diode-clamped multilevel converters: a practicable way to balance dc-link voltages”, IEEE Transactions on Industrial Electronics, Vol. 49, No. 4, August, pp. 752–765.
   Google Scholar
• Pan, Z. G., Zheng, F. Z., Corzine, K. A., Stefanovic, V. R., Leuthen, J. M. & Gataric, S. 2005, “Voltage balancing control of diode-clamped multilevel rectifier/inverter systems”, IEEE Power Industrial Applications, Vol. 41, No. 6, November/December, pp. 1698–1706.
   Google Scholar
• Pou, J., Pindado, R. & Boroyevich, D. 2005a, “Voltage-balance limits in four-level diode-clamped converters with passive front ends”, IEEE Transactions on Industrial Electronics, Vol. 52, No. 1, February, pp. 190–196.
   Google Scholar
• Pou, J., Pindado, R., Boroyevich, D. & Rodriguez, P. 2005b, “Evaluation of the low-frequency neutral-point voltage oscillations in the three-level inverter”, IEEE Transactions on Power Electronics, Vol. 52, No. 6, December, pp. 1582–1588.
   Google Scholar
• Sinha, G. & Lipo, T. A. 1998, “A four-level rectifier-inverter system for drive applications”, IEEE Industrial Applications Magazine, January /February, pp. 66–74.
   Google Scholar
• Tekwani, P. N., Kanchan, R. S. & Gopakumar, K. 2007, “A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and dc-link capacitor voltage balancing using only the switching-state redundancy-part I”, IEEE Transactions on Industrial Electronics, Vol. 54, No. 5, October, pp. 2600–2608.
   Google Scholar
• Wei, S., Wu, B., Li, F. & Liu, C. 2003, “A general space vector PWM control algorithm for multilevel inverters”, Proceedings of Applied Power Electronics Conference and Exposition, Florida, USA, Vol. 1, 9-13 February, pp. 562–568.
   Google Scholar
• Zhang, H. B., Finney, S. J., Massoud, A. M. & Williams, B. W. 2008, “An SVM algorithm to balance the capacitor voltages of the three-level NPC active power filters”, IEEE Transactions on Power Electronics, Vol. 23, No. 6, November, pp. 2694–2702.
   Google Scholar